AS1372-BWLT-13 austriamicrosystems, AS1372-BWLT-13 Datasheet
AS1372-BWLT-13
Specifications of AS1372-BWLT-13
Related parts for AS1372-BWLT-13
AS1372-BWLT-13 Summary of contents
Page 1
... General Description The AS1372 is a Dual Supply Rail Linear Regulator designed for providing ultra-low voltages typical application the battery is directly connected to V and V is connected to the output of a DC-DC BIAS IN Converter. The very low quiescent currents together with the excellent transient features and the superior dropout are making the AS1372 an ideal device for applications running on batteries ...
Page 2
... Enable. Pull this pin to low to disable the device. This pin has an internal 1.6MΩ (typ pull-down resistor. 4 Bias Supply Voltage. 2.5V to 5.5V, Bypass this pin with a capacitor to GND. VBIAS Unregulated Input Voltage. 0.7V to 4.5V VIN capacitor to GND. www.austriamicrosystems.com/LDOs/AS1372 Description ≤ Bypass this pin with a IN BIAS Revision 1 ...
Page 3
... VIN, VBIAS and EN to GND VOUT to GND Output Short-Circuit Duration ESD Latch-Up Operating Temperature Range Storage Temperature Range Junction Temperature Package Body Temperature www.austriamicrosystems.com/LDOs/AS1372 may cause permanent damage to the device. These are stress ratings only, Min Max Units -0.3 +6 ...
Page 4
... Sine modulated Power-Supply Rejection PSRR - Ratio Sine modulated V BIAS V BIAS I Quiescent Current into V Q_VBIAS I Quiescent Current into V Q_VIN www.austriamicrosystems.com/LDOs/AS1372 = +25ºC (unless otherwise specified). AMB Conditions ≤ BIAS Available in 50mV or 100mV steps (see Ordering Information on page 13 100µA OUT I = 100µA to 350mA, V ...
Page 5
... Response t Exit Delay from Shutdown ON C Output Capacitor OUT 1. guaranteed by design Note: All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. www.austriamicrosystems.com/LDOs/AS1372 Conditions BIAS GND Pulsed I from 0mA to 300mA in LOAD 10µ ...
Page 6
... BIAS 2.5 3 3.5 Input Voltage (V) Figure 7. Ground Current vs. Bias Supply Voltage 2.5 3 3.5 4 4.5 Bias Supply Voltage (V) www.austriamicrosystems.com/LDOs/AS1372 , 1µF, T BIAS IN OUT BIAS Figure 4. Bias Supply Current vs. Bias Supply Voltage 50 no load load 25 Iout = 350mA 20 5 5.5 2.5 3 Bias Supply Voltage (V) = 5.5V Figure 6 ...
Page 7
... Input Voltage (V) Figure 13. Load Regulation: V vs. I OUT 1.015 1.01 1.005 1 0.995 0.99 0.985 0 50 100 150 200 Output Current (mA) www.austriamicrosystems.com/LDOs/AS1372 Figure 10. PSRR V pk -40 -50 -60 -70 -80 -90 -100 100000 100 ; V = 5.5V Figure 12. Line Regulation BIAS 1.015 1 ...
Page 8
... AS1372 Datasheet - Figure 15. Dropout V vs. Temp OUT 200 175 150 125 100 75 50 -45 - Temperature (°C) Figure 17. Line Transient Response; I 100µs/Div www.austriamicrosystems.com/LDOs/AS1372 = 350mA Figure 16. Enable Start- 350mA Figure 18. Load Transient Response; V OUT Revision 1.01 20µs/Div = 2.0V IN 50µs/Div ...
Page 9
... AS1372 Datasheet - Detailed Description The AS1372 is a low-dropout, low-quiescent-current linear regulator intended for LDO regulator applications where output current load requirements range from no load to 350mA. All devices come with fixed output voltage from 0.5V to 2.2V. (see Ordering Information on page Shutdown current for the whole regulator is typically 10nA. The device features integrated short-circuit and over current protection. Under-Voltage lockout prevents erratic operation when the input voltage is slowly decaying (e. battery powered application). Thermal Protection shuts down the device when die temperature reaches 150° ...
Page 10
... Thus, even at very small output voltage, the drain to source voltage can be made quite small and guarantee optimal efficiency performance. For instance, by setting Vin at 800mV makes more than 60% efficiency for an output voltage as small as 500mV still ensuring excellent analog performances in the LDO. www.austriamicrosystems.com/LDOs/AS1372 Dual Supply V ...
Page 11
... LDO until it is amplified to the gate of the output PMOS by the error amplifier. A delay comes, unavoidably. On the contrary, in the dual supply approach it is the source of the output transistor to be coincident with the output voltage. In this way a change in the output voltage immediately modulates the current from the LDO and a better regulation in fast load transient is achieved. www.austriamicrosystems.com/LDOs/AS1372 Revision 1. ...
Page 12
... AS1372 Datasheet - Package Drawings and Markings The device is available in a 5-bumps CS-WLP package. Figure 21. 5-bumps CS-WLP Package www.austriamicrosystems.com/LDOs/AS1372 Revision 1. ...
Page 13
... AS1372 Datasheet - Ordering Information The device is available as the standard products listed in Table 4. Ordering Information Ordering Code Marking Output AS1372-BWLT-07 *) 0.7V AS1372-BWLT-10 ASSN 1.0V AS1372-BWLT-12 ASSQ 1.2V AS1372-BWLT-13 ASSO 1.3V AS1372-BWLT-14 *) 1.4V AS1372-BWLT-15 ASSR 1.5V AS1372-BWLT-16 *) 1.6V AS1372-BWLT-18 ASSS 1.8V AS1372-BWLT-20 *) 2.0V ...
Page 14
... No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services. Contact Information Headquarters austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01 For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact www.austriamicrosystems.com/LDOs/AS1372 Revision 1. ...