IR3863MTR1PBF International Rectifier, IR3863MTR1PBF Datasheet
IR3863MTR1PBF
Specifications of IR3863MTR1PBF
Related parts for IR3863MTR1PBF
IR3863MTR1PBF Summary of contents
Page 1
SupIRBuck TM WIDE-INPUT VOLTAGE, SYNCHRONOUS BUCK REGULATOR Features Input Voltage Range 21V Output Voltage Range: 0.5V to 12V Continuous 6A Load Capability Constant On-Time Control Compensation Loop not Required Excellent Efficiency at ...
Page 2
ABSOLUTE MAXIMUM RATINGS (Voltages referenced to GND unless otherwise specified) • VIN, FF …………………………………………………. -0.3V to 25V • VCC, PGOOD, EN …………………………………..... -0.3V to 8.0V • BOOT …………………………………………………… -0.3V to 33V • PHASE …………………………………………………. -0.3V to 25V(DC), -5V(100ns) • BOOT ...
Page 3
Simplified Block Diagram 2/16/2011 Rev2.4 IR3863MBF 3 ...
Page 4
Pin Description I/O NAME NUMBER LEVEL FCCM 1 3.3V ISET 2 PGOOD 3 5V GND 4,17 Reference 3.3V 3VCBP 8 3. VCC 10 5V PGND 11 Reference PHASE 12 ...
Page 5
Recommended Operating Conditions Symbol Definition VIN Input Voltage VCC Supply Voltage V Output Voltage OUT I Output Current OUT Fs Switching Frequency T Junction Temperature J * Note: PHASE pin must not exceed 25V. Electrical Specifications Unless otherwise specified, these ...
Page 6
Electrical Specifications (continued) Unless otherwise specified, these specification apply over VIN = 12V, 4.5V<VCC<5.5V, 0 PARAMETER GATE DRIVE Deadtime BOOTSTRAP PFET Forward Voltage UPPER MOSFET Static Drain-to-Source On- Resistance LOWER MOSFET Static Drain-to-Source On- Resistance FAULT PROTECTION ISET Pin Output ...
Page 7
TYPICAL OPERATING DATA Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V 300kHz, T airflow, unless otherwise specified 95% 90% 7VIN 85% 12VIN 80% 16VIN 75% 70% 65% 60% 55% 50% ...
Page 8
TYPICAL APPLICATION CIRCUIT +3.3V VCC R1 10K R2 10K EN TP4 EN FCCM SW1 EN / FCCM R4 10K VSW ISET +3. 10K 2 PGOOD 3 TP11 PGOOD TP13 SS 7 C20 0.1uF ...
Page 9
TYPICAL OPERATING DATA Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V 300kHz, T airflow, unless otherwise specified EN PGOOD SS VOUT 5V/div 5V/div 1V/div 500mV/div Figure 8: Startup VOUT PHASE ...
Page 10
TYPICAL OPERATING DATA Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V 300kHz, T airflow, unless otherwise specified VOUT PHASE i L 50mV/div 10V/div 2A/div Figure 14: Load Transient 0-2A FCCM ...
Page 11
CIRCUIT DESCRIPTION PWM COMPARATOR The PWM comparator initiates a SET signal (PWM pulse) when the FB pin falls below the reference (VREF) or the soft start (SS) voltage. ON-TIME GENERATOR The PWM on-time duration is programmed with an external resistor ...
Page 12
CIRCUIT DESCRIPTION UNDER/OVER VOLTAGE MONITOR The IR3863 monitors the voltage at the FB node through a 350ns filter. If the FB voltage is below the under voltage threshold, UV# is set to LOW holding PGOOD to be LOW. If the ...
Page 13
CIRCUIT DESCRIPTION GATE DRIVE LOGIC The gate drive logic features adaptive dead time, diode emulation, and a minimum lower gate interval. An adaptive dead time simultaneous conduction of the upper and lower MOSFETs. The lower gate voltage must be below ...
Page 14
COMPONENT SELECTION Input Capacitor Selection The main function of the input capacitor bank is to provide the input ripple current and fast slew rate current during the load current step up. The input capacitor bank must have adequate ripple current ...
Page 15
COMPONENT SELECTION The output voltage drop, depends on the characteristic of the output capacitor the sum of the equivalent DROP series inductance (ESL) of the output capacitor times the rate of change of the output current and the ...
Page 16
DESIGN EXAMPLE Design Criteria: Input Voltage, VIN 16V Output Voltage, VOUT = 1.5V Switching Frequency 300kHz Inductor Ripple Current, 2ΔI = 1.5A Maximum Output Current, IOUT = 6A Over Current Trip, IOC = 9A Overshoot ...
Page 17
STABILITY CONSIDERATIONS Constant-on-time control is a fast , ripple based control scheme. Unstable operation can occur if certain conditions are not met. The system instability is usually caused by: • Switching noise coupled to FB input: This causes the PWM ...
Page 18
PCB Metal and Components Placement Lead lands (the 13 IC pins) width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2mm to minimize shorting. Lead land length should be equal to ...
Page 19
Solder Resist It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025mm to ensure NSMD pads. The land pad should ...
Page 20
Stencil Design The Stencil apertures for the lead lands should be approximately 80% of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited on ...
Page 21
IR WORLD HEADQUARTERS: 2/16/2011 Rev2.4 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 Visit us at www.irf.com for sales contact information Data and specifications subject to change without notice. 02/11 IR3863MBF TAC Fax: (310) 252-7903 21 ...