LF398N National Semiconductor, LF398N Datasheet

no-image

LF398N

Manufacturer Part Number
LF398N
Description
IC, SAMPLE & HOLD AMP, 1MHZ, 20µS, DIP-8
Manufacturer
National Semiconductor
Datasheet

Specifications of LF398N

No. Of Amplifiers
1
Bandwidth
1MHz
Acquisition Time
4µs
Input Offset Voltage
2mV
Supply Voltage Range
± 5V To ± 18V
Amplifier Case Style
DIP
No. Of Pins
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LF398N
Manufacturer:
PHI
Quantity:
75
Part Number:
LF398N
Manufacturer:
NSC
Quantity:
7 870
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1
Part Number:
LF398N
Manufacturer:
NS
Quantity:
10
Part Number:
LF398N
Manufacturer:
F
Quantity:
1 388
Part Number:
LF398N
Manufacturer:
���
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
PHI
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LF398N/NOPB
0
Part Number:
LF398N8
Manufacturer:
LITTLEFUSE
Quantity:
43 000
Part Number:
LF398N8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
© 2000 National Semiconductor Corporation
LF198/LF298/LF398, LF198A/LF398A
Monolithic Sample-and-Hold Circuits
General Description
The LF198/LF298/LF398 are monolithic sample-and-hold
circuits which utilize BI-FET technology to obtain ultra-high
dc accuracy with fast acquisition of signal and low droop
rate. Operating as a unity gain follower, dc gain accuracy is
0.002% typical and acquisition time is as low as 6 µs to
0.01%. A bipolar input stage is used to achieve low offset
voltage and wide bandwidth. Input offset adjust is accom-
plished with a single pin, and does not degrade input offset
drift. The wide bandwidth allows the LF198 to be included in-
side the feedback loop of 1 MHz op amps without having sta-
bility problems. Input impedance of 10
source impedances to be used without degrading accuracy.
P-channel junction FET’s are combined with bipolar devices
in the output amplifier to give droop rates as low as 5 mV/min
with a 1 µF hold capacitor. The JFET’s have much lower
noise than MOS devices used in previous designs and do
not exhibit high temperature instabilities. The overall design
guarantees no feed-through from input to output in the hold
mode, even for input signals equal to the supply voltages.
Typical Connection and Performance Curve
Functional Diagram
DS005692
10
DS005692-32
allows high
Features
n Operates from
n Less than 10 µs acquisition time
n TTL, PMOS, CMOS compatible logic input
n 0.5 mV typical hold step at C
n Low input offset
n 0.002% gain accuracy
n Low output noise in hold mode
n Input characteristics do not change during hold mode
n High supply rejection ratio in sample or hold
n Wide bandwidth
n Space qualified, JM38510
Logic inputs on the LF198 are fully differential with low input
current, allowing direct connection to TTL, PMOS, and
CMOS. Differential threshold is 1.4V. The LF198 will operate
from
An “A” version is available with tightened electrical
specifications.
±
5V to
±
18V supplies.
±
5V to
Acquisition Time
DS005692-1
±
18V supplies
h
= 0.01 µF
DS005692-16
www.national.com
July 2000

Related parts for LF398N

LF398N Summary of contents

Page 1

... Typical Connection and Performance Curve Functional Diagram © 2000 National Semiconductor Corporation Features n Operates from n Less than 10 µs acquisition time n TTL, PMOS, CMOS compatible logic input n 0 ...

Page 2

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage Power Dissipation (Package Limitation) (Note 2) Operating Ambient Temperature Range LF198/LF198A LF298 LF398/LF398A Storage Temperature Range Input Voltage Logic To Logic Reference ...

Page 3

Electrical Characteristics The following specifcations apply for − LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified. L Parameter Input Impedance T Gain Error T Full Temperature Range Feedthrough ...

Page 4

Typical Performance Characteristics Output Droop Rate DS005692-20 Leakage Current into Hold Capacitor DS005692-23 Power Supply Rejection DS005692-26 Note 10: See Definition www.national.com (Continued) Hold Step DS005692-21 Phase and Gain (Input to Output, Small Signal) DS005692-24 Output Short Circuit Current DS005692-27 ...

Page 5

Typical Performance Characteristics Input Bias Current DS005692-29 Output Transient at Start of Sample Mode Logic Input Configurations DS005692-33 Threshold = 1.4V (Continued) Feedthrough Rejection Ratio (Hold Mode) DS005692-30 Output Transient at Start of Hold Mode DS005692-12 TTL & CMOS 3V ...

Page 6

Logic Input Configurations + Threshold = 0 1.4V Threshold +4V Application Hints Hold Capacitor Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may ...

Page 7

Application Hints (Continued) logic input for signal delay, calculate the slope of the wave- form at the threshold point to ensure that least 1.0 V/µs. Sampling Dynamic Signals Sample error to moving input signals probably causes more ...

Page 8

Typical Applications X1000 Sample & Hold * For lower gains, the LM108 must be frequency compensated Ramp Generator with Variable Reset Level www.national.com V OUT DS005692-39 Integrator with Programmable Reset Level DS005692-42 8 Sample and Difference Circuit (Output Follows Input ...

Page 9

Typical Applications (Continued) Output Holds at Average of Sampled Input Reset Stabilized Amplifier (Gain of 1000) DS005692-46 Fast Acquisition, Low Droop Sample & Hold DS005692-49 9 Increased Slew Current DS005692-47 DS005692-50 www.national.com ...

Page 10

Typical Applications (Continued) Synchronous Correlator for Recovering Signals Below Noise Level DC & AC Zeroing www.national.com DS005692-52 Staircase Generator DS005692-59 * Select for step height 50k 1V Step 10 2–Channel Switch DS005692- ± ± Gain 1 0.02% 1 ...

Page 11

... Gain Error: The ratio of output voltage swing to input volt- age swing in the sample mode expressed as a per cent dif- ference. Connection Diagrams Dual-In-Line Package DS005692-11 Order Number LF398N or LF398AN See NS Package Number N08E Capacitor Hysteresis Compensation ** Adjust for amplitude DS005692-57 Hold Settling Time: The time required for the output to settle within final value after the “ ...

Page 12

Physical Dimensions Order Number LF198H, LF298H, LF398H, LF198AH or LF398AH www.national.com inches (millimeters) unless otherwise noted Metal Can Package (H) NS Package Number H08C Molded Small-Outline Package (M) Order Number LF298M or LF398M NS Package Number M14A 12 ...

Page 13

... National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. inches (millimeters) unless otherwise noted (Continued) Molded Dual-In-Line Package (N) Order Number LF398N or LF398AN NS Package Number N08E 2. A critical component is any component of a life ...

Related keywords