CS8427-DZ Cirrus Logic Inc, CS8427-DZ Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8427-DZ
Manufacturer Part Number
CS8427-DZ
Description
IC, DIGITAL AUDIO TRANSCEIVER, TSSOP-28
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8427-DZZ.pdf
(60 pages)
Specifications of CS8427-DZ
Audio Control Type
Digital
Control Interface
I2C, Serial
Control / Process Application
AV & DVD Receivers, CD-R, Digital Mixing Consoles
Supply Voltage Range
2.85V To 5.5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8427-DZZ
Manufacturer:
Cirrus Logic Inc
Quantity:
135
Part Number:
CS8427-DZZ
Manufacturer:
CIRRUS
Quantity:
20 000
11.17 User Data Buffer Control (13h)
UD - User data pin (U) direction specifier If this bit is changed during normal operation, then always stop the CS8427
UBM1:0 - Sets the operating mode of the AES3 U bit manager
DETUI - D to E U-data buffer transfer inhibit bit (valid in block mode only).
EFTUI - E to F U-data buffer transfer inhibit bit (valid in block mode only).
11.18 Q-Channel Subcode Bytes 0 to 9 (14h - 1Dh) (Read Only)
The following 10 registers contain the decoded Q-channel subcode data
DS477F5
first (RUN = 0), write the new value, then start the CS8427 (RUN = 1).
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
TRACK
FRAME
INDEX
ZERO
7
0
7
Default = ‘0’
0 - The U pin is an input. The U data is latched in on both rising and falling edges of
1 - The U pin is an output. The received U data is clocked out on both rising and falling edges
Default = ‘00’
00 - Transmit all zeros mode
01 - Block mode
10 - Reserved
11 - Reserved
Default = ‘0’
0 - Allow U-data D to E buffer transfers
1 - Inhibit U-data D to E buffer transfers
Default = ‘0’
0 - Allow U-data E to F buffer transfers
1 - Inhibit U-data E to F buffer transfer
Each byte is LSB first with respect to the 80 Q-subcode bits Q[79:0]. Thus bit 7 of address 14h is Q[0]
while bit 0 of address 14h is Q[7]. Similarly bit 0 of address 1Dh corresponds to Q[79].
OLRCK. This setting also chooses the U pin as the source for transmitted U data.
of ILRCK. This setting also chooses the U data buffer as the source of transmitted U data.
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
6
6
0
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
5
0
5
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
UD
4
4
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
UBM1
ZERO
3
3
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
UBM0
ZERO
2
2
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
DETUI
ZERO
1
1
CS8427
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
TRACK
FRAME
INDEX
EFTUI
ZERO
0
0
37