LFE2-6E-6TN144C LATTICE SEMICONDUCTOR, LFE2-6E-6TN144C Datasheet - Page 23
![IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144](/photos/19/4/190417/4657533_sml.jpg)
LFE2-6E-6TN144C
Manufacturer Part Number
LFE2-6E-6TN144C
Description
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer
LATTICE SEMICONDUCTOR
Series
LatticeECP2r
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2-6E-6TN144C
No. Of Logic Blocks
6000
No. Of Macrocells
3000
No. Of Speed Grades
6
No. Of I/o's
90
Clock Management
DLL, PLL
I/o Supply Voltage
3.465V
Total Ram Bits
55Kbit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-6E-6TN144C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 23 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
Figure 2-20. Memory Core Reset
For further information about the sysMEM EBR block, please see the the list of additional technical documentation
at the end of this data sheet.
EBR Asynchronous Reset
EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the
reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-21. The GSR input to the
EBR is always asynchronous.
Figure 2-21. EBR Asynchronous Reset (Including GSR) Timing Diagram
If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after
the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f
release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.
If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during
device Wake Up must occur before the release of the device I/Os becomes active.
These instructions apply to all EBR RAM and ROM implementations.
Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.
sysDSP™ Block
The LatticeECP2/M family provides a sysDSP block, making it ideally suited for low cost, high performance Digital
Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response
GSRN
RSTA
RSTB
Programmable Disable
Reset
Clock
Clock
Enable
Memory Core
2-20
Output Data
L
L
D
D
Latches
CLR
CLR
SET
SET
Q
Q
LatticeECP2/M Family Data Sheet
Port A[17:0]
Port B[17:0]
MAX
(EBR clock). The reset
Architecture
Related parts for LFE2-6E-6TN144C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-6E-5TN144C](/photos/19/4/190417/4657533_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-6E-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 6000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-6E-5TN144I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 6000 Cells 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-6E-5FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 6000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-6E-5TN144CES](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
Semiconductors and Actives, programmable, Programmable Logic (FPGAs, PALs, CPLDs ...), gate
Manufacturer:
Lattice Semiconductor
Datasheet:
![LFE2-12SE-6FN256C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs S-Series 1.1.2V -6 Spd
Manufacturer:
Lattice
Datasheet:
![LFE2-6E-6FN256C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O DSP 1.2V -6
Manufacturer:
Lattice
Datasheet:
![LFE2-12E-6FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-256
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6TN144C](/photos/19/4/190417/4657533_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-672
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-70SE-6F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 68K LUTs 500 I/O S-Ser DSP 1.2V -6
Manufacturer:
Lattice
![LFE2-70SE-6F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 68K LUTs 500 I/O S-Ser DSP 1.2V -6 I
Manufacturer:
Lattice
![LFE2-50SE-6F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs S-Series 1.1.2V -6 Spd
Manufacturer:
Lattice