EPF10K30EFC256-3N Altera, EPF10K30EFC256-3N Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EPF10K30EFC256-3N
Manufacturer Part Number
EPF10K30EFC256-3N
Description
IC PLD 1728 MACROCELL 100MHZ BGA-256
Manufacturer
Altera
Series
FLEX 10KEr
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K30EFC256-3N
No. Of Macrocells
1728
No. Of I/o's
176
Global Clock Setup Time
0.6ns
Frequency
100MHz
Supply Voltage Range
2.375V To 2.625V
Operating Temperature Range
0°C To +70°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K30EFC256-3N
Manufacturer:
ALTERA
Quantity:
300
Altera Corporation
Figure 12. FLEX 10KE LE Clear & Preset Modes
Asynchronous Load with Clear
Asynchronous Load with Preset
Chip-Wide Reset
Asynchronous Clear
Chip-Wide Reset
(Asynchronous
(Asynchronous
labctrl1 or
(Preset)
labctrl2
labctrl2
labctrl1
labctrl2
labctrl1
(Clear)
(Data)
(Data)
data3
data3
Load)
Load)
NOT
NOT
D
CLRN
VCC
PRN
NOT
NOT
Q
In addition to the six clear and preset modes, FLEX 10KE devices provide
a chip-wide reset pin that can reset all registers in the device. Use of this
feature is set during design entry. In any of the clear and preset modes, the
chip-wide reset overrides all other signals. Registers with asynchronous
presets may be preset when the chip-wide reset is asserted. Inversion can
be used to implement the asynchronous preset.
of how to setup the preset and clear inputs for the desired functionality.
Chip-Wide Reset
Chip-Wide Reset
Asynchronous Preset
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
labctrl1 or
labctrl2
D
CLRN
PRN
VCC
Q
D
CLRN
(Asynchronous
D
PRN
Asynchronous Load without Clear or Preset
CLRN
PRN
Q
Q
labctrl1
(Data)
Load)
data3
Chip-Wide Reset
Asynchronous Preset & Clear
Chip-Wide Reset
NOT
NOT
labctrl2
labctrl1
Figure 12
shows examples
D
CLRN
PRN
Q
D
CLRN
PRN
Q
25