EPM7256BTC100-10 Altera, EPM7256BTC100-10 Datasheet - Page 23
![IC PLD EEPROM 256 MACROCELL TQFP-100](/photos/19/4/190432/4734462_sml.jpg)
EPM7256BTC100-10
Manufacturer Part Number
EPM7256BTC100-10
Description
IC PLD EEPROM 256 MACROCELL TQFP-100
Manufacturer
Altera
Series
MAX 7000r
Datasheet
1.EPM7256BFC256-7.pdf
(66 pages)
Specifications of EPM7256BTC100-10
Cpld Type
EEPROM
No. Of Macrocells
256
No. Of I/o's
164
Propagation Delay
3.5ns
Global Clock Setup Time
3.3ns
Frequency
90.9MHz
Supply Voltage Range
2.375V To 2.625V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7256BTC100-10N
Manufacturer:
ALTERA
Quantity:
170
Altera Corporation
Table 10. MAX 7000B MultiVolt I/O Support
V
CCIO
1.8
2.5
3.3
(V)
1.8
v
v
v
Open-Drain Output Option
MAX 7000B devices provide an optional open-drain (equivalent to
open-collector) output for each I/O pin. This open-drain output enables
the device to provide system-level control signals (e.g., interrupt and
write enable signals) that can be asserted by any of several devices. It can
also provide an additional wired-OR plane.
Programmable Ground Pins
Each unused I/O pin on MAX 7000B devices may be used as an additional
ground pin. This programmable ground feature does not require the use
of the associated macrocell; therefore, the buried macrocell is still
available for user logic.
Slew-Rate Control
The output buffer for each MAX 7000B I/O pin has an adjustable output
slew rate that can be configured for low-noise or high-speed performance.
A faster slew rate provides high-speed transitions for high-performance
systems. However, these fast transitions may introduce noise transients
into the system. A slow slew rate reduces system noise, but adds a
nominal delay of 4 to 5 ns. When the configuration cell is turned off, the
slew rate is set for low-noise performance. Each I/O pin has an individual
EEPROM bit that controls the slew rate, allowing designers to specify the
slew rate on a pin-by-pin basis. The slew rate control affects both the rising
and falling edges of the output signal.
Advanced I/O Standard Support
The MAX 7000B I/O pins support the following I/O standards: LVTTL,
LVCMOS, 1.8-V I/O, 2.5-V I/O, GTL+, SSTL-3 Class I and II, and SSTL-2
Class I and II.
Input Signal (V)
2.5
v
v
v
3.3
v
v
v
MAX 7000B Programmable Logic Device Data Sheet
5.0
1.8
v
Output Signal (V)
2.5
v
3.3
v
5.0
v
23