AM29F400BB-90SF Spansion Inc., AM29F400BB-90SF Datasheet

IC, FLASH, 4MBIT, 90NS, SOIC-44

AM29F400BB-90SF

Manufacturer Part Number
AM29F400BB-90SF
Description
IC, FLASH, 4MBIT, 90NS, SOIC-44
Manufacturer
Spansion Inc.
Datasheet

Specifications of AM29F400BB-90SF

Memory Type
Flash
Memory Size
4Mbit
Memory Configuration
512K X 8 / 256K X 16
Access Time
90ns
Supply Voltage Range
4.5V To 5.5V
Memory Case Style
SOIC
No. Of Pins
44
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29F400BB-90SF
Manufacturer:
AMD
Quantity:
500
Am29F400B
Data Sheet
Am29F400B Cover Sheet
The following document contains information on Spansion memory products.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been
made are the result of normal data sheet improvement and are noted in the document revision summary.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Publication Number 21505
Revision E
Amendment 8
Issue Date November 11, 2009

Related parts for AM29F400BB-90SF

AM29F400BB-90SF Summary of contents

Page 1

Am29F400B Data Sheet The following document contains information on Spansion memory products. Continuity of Specifications There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made ...

Page 2

This page left intentionally blank Am29F400B 21505_E8 November 11, 2009 ...

Page 3

DATA SHEET Am29F400B 4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 5.0 Volt-only Boot Sector Flash Memory DISTINCTIVE CHARACTERISTICS ■ Single power supply operation — 5.0 volt-only operation for read, erase, and program operations — Minimizes system level ...

Page 4

GENERAL DESCRIPTION The Am29F400B Mbit, 5.0 volt-only Flash memory organized as 524,288 bytes or 262,144 words. The device is offered in 44-pin SO and 48-pin TSOP packages. The device is also available in Known Good Die (KGD) ...

Page 5

... Program and Erase Operation Status ...................................... 9 Standby Mode .......................................................................... 9 RESET#: Hardware Reset Pin ................................................. 9 Output Disable Mode ................................................................ 9 Table 2. Am29F400BT Top Boot Block Sector Address Table ....... 10 Table 3. Am29F400BB Bottom Boot Block Sector Address Table.. 10 Autoselect Mode ..................................................................... 10 Table 4. Am29F400B Autoselect Codes (High Voltage Method) .... 11 Sector Protection/Unprotection ............................................... 11 Temporary Sector Unprotect .................................................. 11 Figure 1 ...

Page 6

PRODUCT SELECTOR GUIDE Family Part Number V = 5.0 V ± Speed Option V = 5.0 V ± 10% CC Max access time ACC Max CE# access time Max OE# access ...

Page 7

CONNECTION DIAGRAMS This device is also available in Known Good Die (KGD) form. Refer to publication number 21258 for more information. A15 1 A14 2 A13 3 A12 4 5 A11 A10 ...

Page 8

PIN CONFIGURATION A0–A17 = 18 addresses DQ0–DQ14 = 15 data inputs/outputs DQ15/A-1 = DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode) BYTE# = Selects 8-bit or 16-bit mode CE# = Chip enable OE# = Output enable WE# ...

Page 9

... AM29F400BB-55 EI0, AM29F400BT-55, EF0, EE0, EK0, AM29F400BB-55 SI0, SF0, SE0, SK0 AM29F400BT-70, EI, AM29F400BB-70 EF, EE, EK SI, AM29F400BT-90, SF, SE, SK AM29F400BB-90 Valid Combinations Valid Combinations list configurations planned to be sup- ported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations ...

Page 10

DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory loca- tion. The register is composed of ...

Page 11

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in ...

Page 12

... Table 2. Am29F400BT Top Boot Block Sector Address Table Sector A17 A16 A15 A14 SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 Table 3. Am29F400BB Bottom Boot Block Sector Address Table Sector A17 A16 A15 A14 SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 Note: Address range is A17:A-1 in byte mode and A17:A0 in word mode.See the “ ...

Page 13

Table 4. Am29F400B Autoselect Codes (High Voltage Method) Description Mode CE# Manufacturer ID: AMD L Device ID: Word L Am29F400B Byte L (Top Boot Block) Device ID: Word L Am29F400B Byte L (Bottom Boot Block) Sector Protection Verification L L ...

Page 14

Hardware Data Protection The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadver tent writes (refer to Table 5 for command definitions). In addition, the following hard- ware data protection measures prevent accidental erasure ...

Page 15

COMMAND DEFINITIONS Writing specific address and data commands or sequences into the command register initiates device operations. Table 5 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the ...

Page 16

The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See “The Erase Resume command is valid only during the Erase Suspend mode.” for information on these status bits. ...

Page 17

It is recom- mended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the ...

Page 18

Erase Suspend/Erase Resume Commands The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector ...

Page 19

Table 5. Am29F400B Command Definitions Command Sequence (Note 1) Read (Note 6) 1 Reset (Note 7) 1 Word Manufacturer ID 4 Byte Word Device ID, 4 Top Boot Block Byte Word Device ID, 4 Bottom Boot Block Byte Word Sector ...

Page 20

WRITE OPERATION STATUS The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 6 and the following subsec- tions describe the functions of these bits. DQ7, RY/ BY#, and ...

Page 21

RY/BY#: Ready/Busy# The RY/BY dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since ...

Page 22

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as ...

Page 23

Operation Embedded Program Algorithm Standard Mode Embedded Erase Algorithm Reading within Erase Suspended Sector Erase Suspend Reading within Non-Erase Mode Suspended Sector Erase-Suspend-Program Notes: 1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the ...

Page 24

ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . .–65° +150° C Ambient Temperature with Power Applied ...

Page 25

DC CHARACTERISTICS TTL/NMOS Compatible Parameter Description I Input Load Current LI A9, OE#, RESET# Input Load I LIT Current I Output Leakage Current LO V Active Read Current CC I CC1 (Notes Active Write Current CC I ...

Page 26

DC CHARACTERISTICS CMOS Compatible Parameter Description I Input Load Current LI A9, OE#, RESET# I LIT Input Load Current I Output Leakage Current LO V Active Read Current CC I CC1 (Notes Active Write Current CC I ...

Page 27

TEST CONDITIONS Device Under Test C L 6.2 kΩ Note: Diodes are IN3064 or equivalent. Figure 8. Test Setup KEY TO SWITCHING WAVEFORMS WAVEFORM Don’t Care, Any Change Permitted November 11, 2009 21505E8 ...

Page 28

AC CHARACTERISTICS Read Operations Parameter JEDEC Std Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to Output ...

Page 29

AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std Description RESET# Pin Low (During Embedded t READY Algorithms) to Read or Write (See Note) RESET# Pin Low (NOT During Embedded t READY Algorithms) to Read or Write (See Note) t RESET# ...

Page 30

AC CHARACTERISTICS Word/Byte Configuration (BYTE#) Parameter JEDEC Std Description t t CE# to BYTE# Switching Low or High ELFL/ ELFH t BYTE# Switching Low to Output HIGH Z FLQZ t BYTE# Switching High to Output Active FHQV CE# OE# BYTE# ...

Page 31

AC CHARACTERISTICS Erase/Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time WLAX Data Setup Time DVWH ...

Page 32

AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data RY/BY# t VCS V CC Notes program address program data Illustration shows device in word ...

Page 33

AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE# OE# WE Data RY/BY# t VCS V CC Notes sector address (for Sector Erase Valid Address for reading status data ...

Page 34

AC CHARACTERISTICS t RC Addresses VA t ACC OE# t OEH WE# DQ7 DQ0–DQ6 t BUSY RY/BY# Note Valid address. Illustration shows first status cycle after command sequence, last status read ...

Page 35

AC CHARACTERISTICS Enter Erase Embedded Suspend Erasing Erase Erase Suspend WE# DQ6 DQ2 Note: The system may use either CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector. Temporary ...

Page 36

AC CHARACTERISTICS Alternate CE# Controlled Erase/Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVEL Address Hold Time ELAX Data Setup Time DVEH ...

Page 37

AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes Program Address Program Data Sector Address, DQ7# = Complement ...

Page 38

ERASE AND PROGRAMMING PERFORMANCE Parameter Sector Erase Time Chip Erase Time Byte Programming Time Word Programming Time Byte Mode Chip Programming Time (Note 3) Word Mode Notes: 1. Typical program and erase times assume the following conditions: 25 programming typicals ...

Page 39

PHYSICAL DIMENSIONS TS 048—48-Pin Standard Thin Small Outline Package November 11, 2009 21505E8 Am29F400B Dwg rev AA; 10/99 37 ...

Page 40

PHYSICAL DIMENSIONS SO 044—44-Pin Small Outline Package Am29F400B Dwg rev AC; 10/99 21505E8 November 11, 2009 ...

Page 41

REVISION SUMMARY Revision A (August 1997) Initial release. Revision B (October 1997) Global Added -55 and -60 speed options, deleted -65 speed option. Changed data sheet designation from Advance Information to Preliminary. Connection Diagrams Corrected pinouts on all packages: deleted ...

Page 42

General Description Third paragraph: Added access times. Product Selector Guide Added the -45 speed option for V CC the -55 speed option for V = 5.0 V ± 10%. CC Ordering Information Added “Special Designation” to “Optional ...

Page 43

... Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Copyright © 2006-2009 Spansion Inc. All rights reserved. Spansion EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. ...

Related keywords