AS5046ASSU austriamicrosystems, AS5046ASSU Datasheet
AS5046ASSU
Specifications of AS5046ASSU
Related parts for AS5046ASSU
AS5046ASSU Summary of contents
Page 1
... Sin ADC Hall Array & 14-bit Frontend ADC Amplifier 12 Hall 12 Sensor switch 8 matrix Register AS5046 Programming Parameters and Figure 2: AS5046 block diagram www.austriamicrosystems.com PRELIMINARY DATA SHEET MagRNGn Mode Ang 12 CSn Mag DSP Absolute 8 Interface SDA (I²C) AGC 8 SCL DACref 12 FB OTP ...
Page 2
... Pin 11 FB (Feedback) is the inverting input of the OPAMP buffer stage. Access to this pin allows various OPAMP configurations. Pin 12 Vout is the analog output pin. The analog output voltage, ratiometric to VDD5V (3.0 – 5.5V external voltage source and proportional to the angle. www.austriamicrosystems.com S supply pin DO_T digital output /tri-state ST ...
Page 3
... Symbol Min Typ Max Unit Note T -40 125 °C -40°F…+257°F amb supp VDD5V 4.5 5.0 5 operation VDD3V3 3.0 3.3 3.6 V VDD5V 3.0 3.3 3.6 V 3.3V operation (pin VDD5V and VDD3V3 connected) VDD3V3 3.0 3.3 3.6 V www.austriamicrosystems.com JEDEC 78 Page ...
Page 4
... V VSS+0 Symbol Min Max V VDD5V –0 VSS+0 www.austriamicrosystems.com Note Normal operation Pin CLK, VDD5V = 5.0V Pin CSn, VDD5V= 5.0V Pin Mode, VDD5V= 5.0V Unit Note V V During programming V µA VDD5V: 5.5V Unit Note V VDD5V: 4.5V mA VDD5V: 3V µA Unit Note VDD5V: 4.5V ...
Page 5
... VDD5V 160 220 490 µVrms www.austriamicrosystems.com OTP setting (default) ClampMdEn = 0 (default) ClampMdEn = 1 RefExt RefExtEn = 0 (default) OR1,OR0 = 00 (default) Note 3.3V operation 3 sigma Linear range of analog output Permanent short circuit current VDD5V out Permanent short circuit current: ...
Page 6
... MODE=0 or open) DC supply voltage 3.3V (VDD3V3) 1.37 2.2 2 supply voltage 3.3V (VDD3V3) 1.08 1.9 2 fast mode (pin MODE= slow mode (pin MODE=0 or open) 96 fast mode (pin MODE=1) µs 384 slow mode (pin MODE=0 or open) www.austriamicrosystems.com =25 °C. amb – Err ) / 2 max min Page ...
Page 7
... Time between rising edge of CLK and data output valid 100 ns After the last bit DO changes back to “tristate” 500 ns CSn = high; To initiate read-out of next angular position >0 1 MHz Clock frequency to read out serial data www.austriamicrosystems.com 4095 α 360 ° [degrees] Page ...
Page 8
... PROG 1.8 2 2.2 2 7.3 7.4 7.5 PROG 0 1 130 100 Aread 100 1 www.austriamicrosystems.com Unit Note Time between rising edge at Prog µs pin and rising edge of CSn µs Write data at the rising edge of ns CLK PROG µs µs µs kHz µs During programming; 16 clock cycles Programmed data is available after µ ...
Page 9
... VDD5V. Note that pin VDD3V3 must always be buffered by a capacitor. It must not be left floating, as this may cause an instable internal 3.3V 100n supply voltage which may lead to larger than normal jitter of the measured angle. DO MODE CLK CSn Prog www.austriamicrosystems.com Page ...
Page 10
... Read / Write fixed address 24 2) Read / Write Fixed address 8 3) Table 2: Serial register overview www.austriamicrosystems.com Note 10 bit angle <upper 10bits: D11:D2> 6 bit status 8 bit magnitude 2 bit angle <lower 2 bits: D1:D0> 8 selectable Hall front-end status registers 12bit SIN , 12bit COS input AGC Counter ...
Page 11
... IC This bit is set temporarily when the Mag Decr. M_D magnetic field decreases, when the magnet is pulled away from the IC Even Parity P Even parity check bit of bytes 1 & 2 Table 3: Status bits of byte 2 of the SIU . H www.austriamicrosystems.com Page ...
Page 12
... Hall Sensor should be powered down. Note: When enabling or disabling individual Hall elements to the SIN- and COS- signal buses it is recommended to allow several milliseconds (typ. 5ms) of dwelling time until the signal is stable and eventual offsets are compensated. Revision 1.1 Byte1 NC NC COS_EN SIN_EN INV www.austriamicrosystems.com PD Page ...
Page 13
... FE2 010 0 0 FE3 011 0 0 FE4 100 0 0 FE5 101 0 1 FE6 110 0 0 FE7 111 0 0 Table 6: Example: Differential measurement of two opposite Hall Sensors (#1 and 5) Revision 1 COS_EN SIN_EN Inv COS_EN SIN_EN Inv COS_EN SIN_EN Inv www.austriamicrosystems.com Page ...
Page 14
... ADC output: SIN signal bus Upper 8 bits the AGC has reached its upper or lower limit, the magnitude H and will also change accordingly (see 9.1.3 and 9.6). Byte 1 AGC5 AGC3 AGC2 AGC1 www.austriamicrosystems.com Byte 3 COS signal bus SIN signal bus Lower 4 bits Lower 4 bits The H AGC0 ...
Page 15
... If the magnitude exceeds a value of 127, the COF (cordic overflow) alarm will be set. This case can only occur with very strong magnets and does usually not occur in practice. The angular data will be invalid when the COF bit is set. Figure 9: Magnitude and AGC values vs. magnetic field strength Revision 1.1 www.austriamicrosystems.com Page ...
Page 16
... B 15.64 17.95 r2y B 30.80 35.35 y2g B 55.96 64.24 g2y B 84.39 96.87 y2r Description Table 7: Magnetic field strength indicators www.austriamicrosystems.com Max Unit Note 19.33 mT 38. 25°C ambient temperature 69.15 mT 104.28 mT 22.37 mT Over the full 44.05 mT specified temperature range 80.04 mT 120 ...
Page 17
... Table 8: Mode pin settings AS5046 µ Device Addr. 000 CSn SDA SCL SCL SDA Figure 10: Parallel connection devices www.austriamicrosystems.com AS5046 AS5046 Device 8 Device Addr. 001 Addr. 111 CSn CSn SDA SCL SDA SCL ...
Page 18
... Table 7) the output is switched to 0V and thus indicates the error condition. angle 360° 270° Figure 12: Diagnostic Output Mode www.austriamicrosystems.com . Page ...
Page 19
... To enable this feature an OTP bit in the factory setting must be set. The corresponding bit is FS6. See application note AS5040-20 (Extended features of OTP programming) for further details. The application note is available for download at the austriamicrosystems website. The analog and digital outputs will have the following conditions: ...
Page 20
... A0 Output Range (OR0, OR1): Analog Output Range Selection [1: 360° 90° Disable shutdown of analog output : see 11.1.2 FB_int Zero Position www.austriamicrosystems.com clk switching transistor, the applied 01 = 180° 45° RefExt Clamp Output Output Range1 Range0 Analog Modes Page ...
Page 21
... Volts at an angle of 180°. The slope of the curve may be further adjusted by changing the gain of the OPAMP output stage and by selecting the desired angular range (360°/180°/90°/45°). www.austriamicrosystems.com Power Off 7.5V VDD ...
Page 22
... In the programmed state (FB_intEn=1=internal), these resistors do not need to be installed as the feedback path is internal (Rf_int and Rg_int). Revision 1.1 the output can be electrically rotated to match a given output voltage to any mechanical position 180° 270° 90° www.austriamicrosystems.com mechanical 360° angle Page ...
Page 23
... In 360°-mode, a jitter between V at the 360° point is also prevented due to a hysteresis. www.austriamicrosystems.com Connect pins 15 and 16 for VDD = 3.0 – 3.6V. Do NOT connect for VDD = 4.5 – 5.5V! ...
Page 24
... Note default mode, analog resolution= 10bit (1024 steps) over 360° analog step size: 1LSB = 0.35° (10bit analog resolution= 10bit (1024 steps) over 180° Analog step size: 1LSB = 0.175° (11bit) ...
Page 25
... In this case, the digital output may jitter between two adjacent values. The rate of jitter is specified as transition noise (parameter TN in paragraph 5.5). The resulting output noise is calculated by noise , Vout www.austriamicrosystems.com =0V, out ∗ VDD noise , OPAMP ...
Page 26
... Revision 1.1 12.7 Application Examples Application Note AN5043-10 shows various application examples for the AS5043 encoder IC. The same application examples apply for the analog output of the AS5046. Figure 18: Analog OTP Register Read www.austriamicrosystems.com , that must be ref , and the resulting value ref Page ...
Page 27
... Figure 21). Vertical field component Vertical field component Bv 0 360 Figure 21: Typical magnet and magnetic field distribution www.austriamicrosystems.com typ. 6mm diameter N S Magnet axis Magnet axis R1 R1 concentric circle; radius 1.1mm (45…75mT) ...
Page 28
... In order to neglect the influence of external disturbing magnetic fields, a robust differential sampling and ratiometric calculation algorithm has been implemented. The differential sampling of the sine and cosine vectors removes any common mode error due to DC components www.austriamicrosystems.com 3.9 mm ±0.235mm ...
Page 29
... DAC and the OPAMP (+/-1LSB; see Table 9 and 0). Linearity Error over XY-misalignment [° ° Figure 25: Example of linearity error over XY misalignment www.austriamicrosystems.com )/2 is specified as better than min magnet further reduces the 800 500 200 -100 x -400 ...
Page 30
... At a stationary position of the magnet, this sampling rate creates no additional error. Absolute Mode: With the given sampling rates, the number of samples (n) per turn for a magnet rotating at high speed can be calculated μ ⋅ rpm μ ⋅ rpm 384 s www.austriamicrosystems.com for fast mode for slow mode Page ...
Page 31
... Timing Tolerance over Temperature The internal RC oscillator is factory trimmed to ±5%. Over temperature, this tolerance may increase to ±10%. Generally, the timing tolerance has no influence in the accuracy or resolution of the system used mainly for internal clock generation. www.austriamicrosystems.com Page ...
Page 32
... Packing Options Delivery: Tape and Reel (1 reel = 2000 devices) Tubes (1 box = 100 tubes á 77 devices) Order # AS5046ASSU for delivery in tubes Order # AS5046ASST for delivery in tape and reel Revision 1.1 Marking: AYWWIZZ A: Pb-Free Identifier Y: Last Digit of Manufacturing Year ...
Page 33
... The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein ...