DS90CP22M-8 National Semiconductor, DS90CP22M-8 Datasheet - Page 3

no-image

DS90CP22M-8

Manufacturer Part Number
DS90CP22M-8
Description
Line Receiver IC
Manufacturer
National Semiconductor
Datasheets

Specifications of DS90CP22M-8

Driver Case Style
NSOIC
No. Of Pins
16
Peak Reflow Compatible (260 C)
No
Leaded Process Compatible
No
Package / Case
16-NSOIC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90CP22M-8
Manufacturer:
NSC
Quantity:
8 000
Part Number:
DS90CP22M-8
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS90CP22M-8
Quantity:
27
Part Number:
DS90CP22M-8/NOPB
Manufacturer:
NS
Quantity:
90
T
T
T
T
T
T
T
T
T
T
T
T
T
T
Symbol
SET
HOLD
SWITCH
PHZ
PLZ
PZH
PZL
LHT
HLT
JIT
PLHD
PHLD
SKEW
CCS
AC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified (Note 4)
Note 4: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage and
temperature) range.
Note 5: T
Note 6: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over PVT range with the following
equipment test setup: HP70004A (display mainframe) with HP70841B (pattern generator), 5 feet of RG-142 cable with DUT test board and HP83480A (digital scope
mainframe) with HP83483A (20GHz scope module).
SET
Input to SEL Setup Time, Figures 1, 2
(Note 5)
Input to SEL Hold Time, Figures 1, 2
(Note 5)
SEL to Switched Output, Figures 1, 2
Disable Time (Active to TRI-STATE) High to Z, Figure 3
Disable Time (Active to TRI-STATE) Low to Z, Figure 3
Enable Time (TRI-STATE to Active) Z to High, Figure 3
Enable Time (TRI-STATE to Active) Z to Low, Figure 3
Output Low-to-High Transition Time, 20% to 80%, Figure 5
Output High-to-Low Transition Time, 80% to 20%, Figure 5
LVDS Data Path Peak to Peak Jitter,
(Note 6)
Propagation Low to High Delay, Figure 6
Propagation Low to High Delay, Figure 6
Propagation High to Low Delay, Figure 6
Propagation High to Low Delay, Figure 6
Pulse Skew |T
Output Channel-to-Channel Skew, Figure 7
and T
HOLD
time specify that data must be in a stable state before and after the SEL transition.
PLHD
Parameter
- T
PHLD
|
V
V
V
pattern; V
V
V
ID
CM
ID
CC
CC
= 300mV; 50% Duty Cycle;
= 300mV; PRBS=2
= 3.3V, T
= 3.3V, T
= 1.2V at 800Mbps
3
CM
Conditions
= 1.2V at 800Mbps
A
A
= 25˚C
= 25˚C
23
-1 data
Min
290
290
0.7
1.0
0.9
0.9
1.0
0.9
1.0
25.5
25.5
Typ
400
400
0.5
0.5
1.2
2.1
3.0
1.3
1.3
1.3
1.3
40
75
35
0
Max
55.0
55.0
580
580
190
225
1.7
4.0
4.5
1.6
1.5
1.6
1.5
90
80
www.national.com
Units
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps
ps
ns
ns
ns
ns
ps
ps

Related parts for DS90CP22M-8