DSPIC30F3013T-20E/ML Microchip Technology, DSPIC30F3013T-20E/ML Datasheet - Page 36
![IC,DSP,16-BIT,CMOS,LLCC,44PIN,PLASTIC](/photos/6/81/68122/150-44-qfn_sml.jpg)
DSPIC30F3013T-20E/ML
Manufacturer Part Number
DSPIC30F3013T-20E/ML
Description
IC,DSP,16-BIT,CMOS,LLCC,44PIN,PLASTIC
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.DSPIC30F2011-20ISO.pdf
(66 pages)
2.DSPIC30F2011-20ISO.pdf
(210 pages)
3.DSPIC30F2011-20ISO.pdf
(6 pages)
4.DSPIC30F2011-20IP.pdf
(26 pages)
5.DSPIC30F3012-20ISO.pdf
(14 pages)
6.DSPIC30F3012-20ISO.pdf
(20 pages)
Specifications of DSPIC30F3013T-20E/ML
Rohs Compliant
YES
Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
24KB (8K x 24)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
11.3
The ICSP mode is entered by holding PGC and PGD
low, raising MCLR/V
performing additional steps as illustrated in
4.
FIGURE 11-4:
DS70102K-page 36
Note 1: The sequence that places the device into
MCLR/V
2: Once ICSP mode is entered, the PC is
3: Before leaving the Reset vector, execute
Entering ICSP Mode
PGD
PGC
V
ICSP mode places all unused I/O pins to
the high-impedance state.
set to 0x0 (the Reset vector).
two GOTO instructions, followed by a
single NOP instruction must be executed.
DD
PP
V
IHH
PP
ENTERING ICSP™ MODE
to V
P6
IHH
(high voltage), and then
4 ms
10 μs
Figure 11-
4 ms
Execute 2 NOP instructions
0
0 0 0
© 2010 Microchip Technology Inc.