PIC18C601-I/PT Microchip Technology, PIC18C601-I/PT Datasheet - Page 6
![IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TQFP,64PIN,PLASTIC](/photos/6/81/68123/c04-066_pf_sml.jpg)
PIC18C601-I/PT
Manufacturer Part Number
PIC18C601-I/PT
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TQFP,64PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 18Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18C601-IL.pdf
(320 pages)
3.PIC18C601-IL.pdf
(10 pages)
4.PIC18C601-IL.pdf
(10 pages)
Specifications of PIC18C601-I/PT
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
25MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
26
Program Memory Type
ROMless
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TFQFP
Processor Series
PIC18C
Core
PIC
Data Bus Width
8 bit
Program Memory Size
256 KB
Data Ram Size
1.5 KB
Interface Type
3-Wire, I2C, SPI, USART
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
26
Number Of Timers
4
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
DV164005, ICE4000, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Details
Other names
PIC18C601I/PT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC18C601-I/PT
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC18C601-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC18C601/801
5. Module: USART
EXAMPLE 1:
EXAMPLE 2:
DS80108B-page 6
movwf
nop
btfss
movwf
btfss
The operation of the USART Transmit Interrupt
flag bit TXIF (PIR1<4>) is clarified as follows:
TXIF is not cleared immediately upon loading data
into the transmit buffer TXREG. The flag bit
becomes valid in the second instruction cycle fol-
lowing the load instruction (see Example 1). Poll-
ing TXIF immediately following a load of TXREG
will give invalid results (Example 2).
This clarification applies to all USART transmis-
sion modes (master or slave, synchronous or
asynchronous, 8-bit or 9-bit).
TXREG
PIR1,TXIF
TXREG
PIR1,TXIF
CORRECTLY POLLING
THE TXIF BIT
POLLING THE TXIF BIT
IMMEDIATELY AFTER
LOADING THE TRANSMIT
BUFFER
;load the register
:first instruction--
;just a placeholder, it
;could be any instruction
;second instruction--
;now TXIF is valid
;load the register
;first instruction--
;reading TXIF now will
;give invalid results
2002 Microchip Technology Inc.