PIC18F8490T-I/PT Microchip Technology, PIC18F8490T-I/PT Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC18F8490T-I/PT
Manufacturer Part Number
PIC18F8490T-I/PT
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TQFP,80PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18F6310-IPT.pdf
(28 pages)
3.PIC18F6390-IPT.pdf
(414 pages)
4.PIC18F6390-IPT.pdf
(16 pages)
5.PIC18F6390-IPT.pdf
(12 pages)
6.PIC18F6390-IPT.pdf
(6 pages)
7.PIC18F6390-IPT.pdf
(4 pages)
Specifications of PIC18F8490T-I/PT
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, LCD, POR, PWM, WDT
Number Of I /o
66
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TFQFP
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
SPI, I2C, EUSART, AUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
66
Number Of Timers
1 x 8
Operating Supply Voltage
4.2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136, DM163028
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit
Data Rom Size
768 B
Height
1 mm
Length
12 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.2 V
Width
12 mm
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
XLT80PT3 - SOCKET TRAN ICE 80MQFP/TQFPDM163028 - BOARD DEMO PICDEM LCDAC164320 - MODULE SKT MPLAB PM3 80TQFPAC174011 - MODULE SKT PROMATEII 80TQFP
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC18F8490T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
3.3
Programming code memory is accomplished by first
loading data into the appropriate write buffers and then
initiating a programming sequence. The write buffer is
16 bytes in size and can be mapped to any 16-byte
area in code memory (see Figure 3-4). The actual
memory write sequence takes the contents of these
buffers and programs the 16-byte code memory region
pointed to by the Table Pointer once the programming
sequence is initiated.
The programming duration is externally timed and is
controlled by PGC. After a “Start Programming”
command is issued (4-bit command, ‘1111’), a NOP is
issued, where the 4th PGC is held high for the duration
of the programming time, P9 (see Figure 3-7).
FIGURE 3-4:
FIGURE 3-5:
© 2007 Microchip Technology Inc.
Code Memory Programming
Note:
Note:
TBLPTR<21:14> = 0
TBLPTR<21:13> = 0
TBLPTR<3:0> = 0h
TBLPTR<3:0> = 1h
TBLPTR<3:0> = 2h
TBLPTR<3:0> = 3h
TBLPTR<3:0> = 4h
TBLPTR<3:0> = 5h
TBLPTR<3:0> = 6h
TBLPTR<3:0> = 7h
TBLPTR<3:0> = 8h
TBLPTR<3:0> = 9h
TBLPTR<3:0> = Ah
TBLPTR<3:0> = Bh
TBLPTR<3:0> = Ch
TBLPTR<3:0> = Dh
TBLPTR<3:0> = Eh
TBLPTR<3:0> = Fh
TBLPTR<3:0> = 0h
TBLPTR<3:0> = 1h
TBLPTR<3:0> = 2h
TBLPTR<3:0> = 3h
TBLPTR<3:0> = 4h
TBLPTR<3:0> = 5h
TBLPTR<3:0> = 6h
TBLPTR<3:0> = 7h
TBLPTR<3:0> = 8h
TBLPTR<3:0> = 9h
TBLPTR<3:0> = Ah
TBLPTR<3:0> = Bh
TBLPTR<3:0> = Ch
TBLPTR<3:0> = Dh
TBLPTR<3:0> = Eh
TBLPTR<3:0> = Fh
WRITE BOUNDARIES FOR PIC18FX310/X390/X393 DEVICES
WRITE BOUNDARIES FOR PIC18FX410/X490/X493 DEVICES
TBLPTR = TBLPTRU:TBLPTRH:TBLPTRL.
TBLPTR = TBLPTRU:TBLPTRH:TBLPTRL.
PIC18F8410/8490/8493 FAMILY
Offset = TBLPTR<13:4>
Offset = TBLPTR<12:4>
After PGC is brought low, the programming sequence
is terminated. PGC must be held low for the time
specified by parameter P10 to allow high-voltage
discharge of the memory array.
The
PIC18F8410/8490/8493 family device is shown in
Table 3-3. The flowchart shown in Figure 3-6 depicts
the
PIC18F8410/8490/8493 family device. The timing
diagram that details the “Start Programming” command
and parameter P10, is shown in Figure 3-7.
Note:
logic
code
The TBLPTR register must contain the
same offset value when initiating the
programming sequence as it did when the
write buffers were loaded.
CODE MEMORY
CODE MEMORY
necessary
sequence
to
completely
to
000000h
003FFFh
000000h
001FFFh
DS39624C-page 13
program
write
a
a