USBN9604-28M National Semiconductor, USBN9604-28M Datasheet - Page 20
![Special Function IC](/photos/19/0/190076/3833506_sml.gif)
USBN9604-28M
Manufacturer Part Number
USBN9604-28M
Description
Special Function IC
Manufacturer
National Semiconductor
Datasheet
1.USBN9604-28M.pdf
(60 pages)
Specifications of USBN9604-28M
Peak Reflow Compatible (260 C)
No
Leaded Process Compatible
No
Mounting Type
Surface Mount
Package / Case
28-WSOIC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
USBN9604-28M
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
USBN9604-28M/NOPB
Manufacturer:
Freescale
Quantity:
2 314
Part Number:
USBN9604-28M/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
USBN9604-28MX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
NS21
Quantity:
1 495
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
www.national.com
5.0 MICROWIRE/PLUS Interface
5.2 READ AND WRITE TIMING
Data is read by shifting in the 2-bit command (CMD and the 6-bit address, RADDR or WADDR) while simultaneously shifting
out read data from the previous address.
Data can be written in standard or burst mode. Standard mode requires two bytes: one byte for the command and address
to be shifted in, and one byte for data to be shifted in. In burst mode, the command and address are transferred first, and
then consecutive data is written to that address. Burst mode is terminated when CS becomes inactive (high).
See Figure 15 for basic read timing, Figure 16 for standard write timing, and Figure 17 for write timing in burst mode.
CS
SK
SI
SO
CS
SK
SI
SO
CMD = 0x ADDR
CMD = 10 ADDR
Undefined Data
Undefined Data
Figure 15. Basic Read Timing
8 Cycles
8 Cycles
Figure 16. Standard Write Timing
(Continued)
20
CMD = 0x ADDR
Write Data
Read Data
Read Data
8 Cycles
8 Cycles
New Command
New Command
Read Data
Read Data
8 Cycles
8 Cycles