AS5510-DWLT austriamicrosystems, AS5510-DWLT Datasheet - Page 8

no-image

AS5510-DWLT

Manufacturer Part Number
AS5510-DWLT
Description
IC ENCODER LINEAR WLCSP
Manufacturer
austriamicrosystems
Type
Linearr
Datasheet

Specifications of AS5510-DWLT

Sensing Range
30mT ~ 80mT
Voltage - Supply
2.5 V ~ 3.6 V
Current - Supply
3.5mA
Current - Output (max)
20mA
Output Type
Digital, Open Drain
Operating Temperature
-30°C ~ 85°C
Package / Case
6-UFBGA, CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
AS5510-DWLTTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AS5510-DWLT
Quantity:
6 000
Company:
Part Number:
AS5510-DWLT
Quantity:
6 000
AS5510
Data Sheet
8.1.1
Table 7. I²C Timings
Operating conditions: T
Notes:
Figure 5. I
www.austriamicrosystems.com
Symbol
t
t
t
t
t
(1) After this time the first clock is generated
(2) A device must internally provide a hold time of at least 120ns (Fast-mode Plus) for the SDA signal
(3) A fast-mode device can be used in standard-mode system, but the requirement t
(4) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors
HD.STA
HD.DAT
SU.DAT
SU.STO
SU.STA
f
t
t
t
SCLK
HIGH
LOW
BUF
t
t
R
F
(referred to the V
be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If
such a device does strech the LOW period of the SCL signal, it must output the next data bit to the SDA
line t
are used this has to be considered for bus timing.
I²C Interface Data
2
C Timing Diagram
Rmax
SCL clock Frequency
Bus Free Time; time between STOP and START
Condition
Hold Time; (Repeated) START Condition (1)
LOW Period of SCL Clock
HIGH Period of SCL Clock
Setup Time for a Repeated START condition
Data Hold Time (2)
Data Setup Time (3)
Rise Time of SDA and SCL Signals
Fall time of SDA and SCL signals
Setup Time for STOP Condition
+ T
amb
SU.DAT
= -30 to +85°C, VDD = 2.5 to 3.6V (3V operation) unless otherwise noted.
IHmin
= 1000 + 250 = 1250ns before the SCL line is released.
of the SCL) to bridge the undefined region of the falling edge of SCL.
Parameter
Revision 1.25
0.26
0.26
0.26
0.26
Min
0.5
0.5
50
Typ
SU.DAT
120 (4)
Max
0.45
120
= 250ns must then
1
MHz
Unit
µs
µs
µs
µs
µs
µs
ns
ns
ns
µs
8 – 16

Related parts for AS5510-DWLT