JC0-0133 PULSE ELECTRONICS CORPORATION, JC0-0133 Datasheet
![no-image](/images/manufacturer_photos/0/5/547/pulse_electronics_corporation_sml.jpg)
JC0-0133
Specifications of JC0-0133
JC00133
Related parts for JC0-0133
JC0-0133 Summary of contents
Page 1
... Electrical Specifications @ 25°C — Operating Temperature 0°C to +70°C Insertion RoHS Loss TX/RX Compliant (dB MIN) Part Number 1-125 MHz 1-40 MHz JC0-0131NL (2X4) -0.8 -20 JC0-0132NL (2X6) -0.8 -20 JC0-0133NL (2X8) -0.8 -20 Part Mating Force Number (MAX) JC Series 5 lbs / 2.268 kgs Shield RoHS Compliant Part Number Material Finish 10-20 µ inches ...
Page 2
... P J ULSE ACK TM 2xN Gigstack U.S. Patent #7241181 JC0-0131NL USA 858 674 8100 Germany 49 7032 7806 0 www.pulseeng.com 2X4 Mechanicals (No LEDs) Singapore 65 6287 8998 Shanghai 86 21 62787060 2 www.pulseeng.com China 86 755 33966678 ...
Page 3
... P J ULSE ACK TM 2xN Gigstack U.S. Patent #7241181 JC0-0132NL USA 858 674 8100 Germany 49 7032 7806 0 www.pulseeng.com 2X6 Mechanicals (No LEDs) Singapore 65 6287 8998 Shanghai 86 21 62787060 3 www.pulseeng.com China 86 755 33966678 ...
Page 4
... P J ULSE ACK TM 2xN Gigstack U.S. Patent #7241181 JC0-0133NL USA 858 674 8100 Germany 49 7032 7806 0 www.pulseeng.com 2X8 Mechanicals (No LEDs) Singapore 65 6287 8998 Shanghai 86 21 62787060 4 www.pulseeng.com China 86 755 33966678 ...
Page 5
... P J ULSE ACK TM 2xN Gigstack U.S. Patent #7241181 JC0-0131NL/32NL/33NL NOTE: All parts use the same port indentification system. JC0-0133 (2x8) shown here. USA 858 674 8100 Germany 49 7032 7806 0 www.pulseeng.com Pin-out Assignment Schematic Singapore 65 6287 8998 ...
Page 6
... Copyright, 2009. Pulse Engineering, Inc. All rights reserved. www.pulseeng.com JC0 series meet the stringent open circuit inductance requirements imposed by IEEE. When an 8mA DC current is applied across the transformer windings, the transformer will provide at least 350 µH of open circuit inductance. The trans- formers used in each module also provide 2250Vdc minimum isolation, wide band width with minimal attenuation and fast rise times to minimize system level jitter ...