HCPL-2533-300E Avago Technologies US Inc., HCPL-2533-300E Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/0/86/avago_technologies_us_inc__sml.jpg)
HCPL-2533-300E
Manufacturer Part Number
HCPL-2533-300E
Description
OPTOCOUPLER, TRANSISTOR, 3750VRMS
Manufacturer
Avago Technologies US Inc.
Datasheet
1.HCPL-2533500.pdf
(11 pages)
Specifications of HCPL-2533-300E
No. Of Channels
2
Optocoupler Output Type
Phototransistor
Input Current
16mA
Output Voltage
7V
Opto Case Style
SMD
No. Of Pins
8
Peak Reflow Compatible (260 C)
Yes
Isolation Voltage
3.75kV
Voltage - Isolation
3750Vrms
Number Of Channels
2, Unidirectional
Current - Output / Channel
8mA
Data Rate
250kbps
Propagation Delay High - Low @ If
800ns @ 8mA
Current - Dc Forward (if)
25mA
Input Type
DC
Output Type
Open Collector
Mounting Type
Surface Mount, Gull Wing
Package / Case
8-SMD Gull Wing
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HCPL-2533-300E
Manufacturer:
AVAGO
Quantity:
5 000
Figure 7. Test circuit for transient immunity and typical waveforms
Figure 8. Recommended circuits
Recommended Operation
The HCPL-2533 optocoupler is specified for use in LSTTL-
to-LSTTL and TTL-to-LSTTL interfaces. The recommended
circuits show the interface design and give suggested
component values. The input current I
a nominal value and a range. The range in I
from the tolerances in V
The CTR of the optocoupler is given as the minimum
V
7404
74LS04
7405
74LS05
CM
0 V
V
V
O
O
A
SWITCH AT A: I = 0 mA
SWITCH AT B: I = 16 mA
10 V
R
R
IN
IN
t
r
10%
V
A) TYPICAL NON-INVERTING CIRCUIT
CC1
I
F
90%
1
2
3
4
F
F
HCPL-2533
10%
CC
and the input resistor R
90%
t
r
, t
t
8
7
6
5
f
f
= 8 ns
5 V
V
OL
I
O
F
is given as both
R
L
V
V
HCPL-2533 fig 7
FF
R
CC2
B
L
B
F
HCPL-2533 fig 8
results
I
F
A
74LS04
74LS05
IN
.
initial value over temperature, taken directly from the
Electrical Specifications. The value given for I
based on the minimum CTR and the minimum I
worst case values for R
has ample design margin, allowing more than 20% for
CTR degradation even under these worst case condi-
tions. For additional information on CTR degradation
see Application Note 1002.
7405
74LS05
1
2
3
4
R
A
IN
V
PULSE GEN.
CC1
HP 8007
+
V
B) TYPICAL INVERTING CIRCUIT
CM
I
F
R
IN
–
1
2
3
4
(SEE NOTE 12)
8
7
6
5
HCPL-2533
L
and V
CC
R
8
7
6
5
L
. The resulting I
I
O
+5 V
V
R
O
L
V
R
CC2
L
B
OL
74LS04
74LS05
(min) is
OL
F
using
(min)