DPO5054 Tektronix, DPO5054 Datasheet - Page 14

no-image

DPO5054

Manufacturer Part Number
DPO5054
Description
OSCILLOSCOPE, 4 CHANNEL, 500MHZ, 5GSPS
Manufacturer
Tektronix
Type
Mixed Signalr
Datasheet

Specifications of DPO5054

Scope Type
Digital Bench
Scope Channels
4 Analog
Bandwidth
500MHz
Meter Display Type
XGA LCD
Sampling Rate
5GSPS
Input Impedance
1Mohm
Rise Time
700ps
Input Voltage
300Vrms
Configuration
Benchtop
Number Of Channels
4
Sample Rate
5 GS/s
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Data Sheet
Trigger Modes
14
Mode
Edge
Glitch
Runt
Width
Timeout
Transition
Setup/Hold
Pattern
State
Video
Trigger Sequences
A/B Sequence Event
Trigger Types
Trigger Delay by Time
Trigger Delay by Events 1 to 4,000,000 events
I
SPI (Optional)
RS-232/422/485/UART
(Optional)
2
C (Optional)
www.tektronix.com
Description
Positive or negative slope on any channel or front-panel
auxiliary input. Coupling includes DC, AC, HF reject, LF
reject, and noise reject
Trigger on or reject glitches of positive, negative, or
either polarity. Programmable glitch width is 4 ns
minimum to 8 s maximum
Trigger on a pulse that crosses one threshold but fails to
cross a second threshold before crossing the first again
Trigger on width of positive or negative pulse either
within or outside of selectable limits (4 ns to 8 s)
Trigger on an event which remains high, low, or either, for
a specified time period (4 ns to 8 s)
Trigger on pulse edge rates that are faster or slower than
specified. Slope may be positive, negative, or either
Trigger on violations of both setup time and hold time
between clock and data present on any two input
channels
Trigger when any logical pattern of signals goes false
or stays true for specified period of time (4 ns to 1 s).
Pattern (AND, OR, NAND, NOR) specified for all analog
and digital input channels defined as High, Low, or Don’t
Care
Any logical pattern of analog channels and digital
channels (MSO models) clocked by edge on another
channel. Trigger on rising or falling clock edge
Trigger on all lines, specific line number, odd, even,
or all fields on NTSC, PAL, SECAM, and HDTV
480p/60, 576p/50, 875i/60, 720p/30, 720p/50, 720p/60,
1080/24sF, 1080i/50, 1080p/25, 1080i/60, 1080p/24,
1080p/25, 1080p/50, 1080p/60, Bi-level, Tri-level
Main, Delayed by Time, Delayed by Events. All
sequences can include separate horizontal delay after
the trigger event to position the acquisition window in
time
Edge
4 ns to 8 s
Trigger on Start, Repeated Start, Stop, Missing ACK,
Address (7 or 10 bit), Data, or Address and Data on I
buses up to 10 Mb/s
Trigger on SS or data on SPI buses up to 10 Mb/s
Trigger on Start Bit, End of Packet, Data, and Parity Error
up to 10 Mb/s
2
C
Mode
USB (Optional)
Description
Low-speed: Trigger on Sync, Reset, Suspend, Resume,
End of Packet, Token (Address) Packet, Data Packet,
Handshake Packet, Special Packet, Error.
Full-speed: Trigger on Sync, Reset, Suspend, Resume,
End of Packet, Token (Address) Packet, Data Packet,
Handshake Packet, Special Packet, Error.
High-speed: Trigger on Sync, Reset, Suspend, Resume,
End of Packet, Token (Address) Packet, Data Packet,
Handshake Packet, Special Packet, Error.
Note: High-speed support only available on 1 GHz and
2 GHz models.
Token Packet Trigger – Any token type, SOF, OUT,
IN, SETUP; Address can be specified for Any, OUT,
IN, and SETUP token types. Address can be further
specified to trigger on ≤, <, =, >, ≥, != a particular
value, or inside or outside of a range. Frame number
can be specified for SOF token using Binary, Hex,
Unsigned Decimal, and Don’t Care digits.
Data Packet Trigger – Any data type, DATA0, DATA1;
Data can be further specified to trigger on ≤, <, =, >,
≥, != a particular data value, or inside or outside of a
range.
Handshake Packet Trigger – Any handshake type,
ACK, NAK, STALL.
Special Packet Trigger – Any special type, Reserved.
Error Trigger – PID Check, CRC5 or CRC16, Bit
Stuffing.
Token Packet Trigger – Any token type, SOF, OUT,
IN, SETUP; Address can be specified for Any, OUT,
IN, and SETUP token types. Address can be further
specified to trigger on ≤, <, =, >, ≥, != a particular
value, or inside or outside of a range. Frame number
can be specified for SOF token using Binary, Hex,
Unsigned Decimal, and Don’t Care digits.
Data Packet Trigger – Any data type, DATA0, DATA1;
Data can be further specified to trigger on ≤, <, =, >,
≥, != a particular data value, or inside or outside of a
range.
Handshake Packet Trigger – Any handshake type,
ACK, NAK, STALL.
Special Packet Trigger – Any special type, PRE,
Reserved.
Error Trigger – PID Check, CRC5 or CRC16, Bit
Stuffing.
Token Packet Trigger – Any token type, SOF, OUT,
IN, SETUP; Address can be specified for Any, OUT,
IN, and SETUP token types. Address can be further
specified to trigger on ≤, <, =, >, ≥, != a particular
value, or inside or outside of a range. Frame number
can be specified for SOF token using Binary, Hex,
Unsigned Decimal, and Don’t Care digits.
Data Packet Trigger – Any data type, DATA0, DATA1,
DATA2, DATAM; Data can be further specified to
trigger on ≤, <, =, >, ≥, != a particular data value, or
inside our outside of a range.
Handshake Packet Trigger – Any handshake type,
ACK, NAK, STALL, NYET.
Special Packet Trigger – Any special type, ERR,
SPLIT, PING, Reserved. SPLIT packet components
that can be specified include:
Error Trigger – PID Check, CRC5, CRC16, Any.
Hub Address
Start/Complete – Don’t Care, Start (SSPLIT),
Complete (CSPLIT)
Port Address
Start and End bits – Don’t Care,
Control/Bulk/Interrupt (Full-speed Device,
Low-speed Device), Isochronous (Data is Middle,
Data is End, Data is Start, Data is All)
Endpoint Type – Don’t Care, Control, Isochronous,
Bulk, Interrupt