AD9858/PCBZ Analog Devices Inc, AD9858/PCBZ Datasheet - Page 16
![DIGITAL SYNTHESIZER](/photos/18/31/183128/ad9858_pcb_sml.jpg)
AD9858/PCBZ
Manufacturer Part Number
AD9858/PCBZ
Description
DIGITAL SYNTHESIZER
Manufacturer
Analog Devices Inc
Specifications of AD9858/PCBZ
Silicon Manufacturer
Analog Devices
Application Sub Type
Direct Digital Synthesizer
Kit Application Type
Clock & Timing
Silicon Core Number
AD9858
Kit Contents
Board
Design Resources
Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109)
Main Purpose
Timing, Direct Digital Synthesis (DDS)
Utilized Ic / Part
AD9858/TL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Embedded
-
Primary Attributes
-
Secondary Attributes
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
AD9858/PCB
AD9858/PCB
AD9858/PCB
AD9858
When frequency detection occurs, the loop is closed and the
loop is locked based on the current programmed for the wide
closed-loop mode. It is important that the loop be designed for
closed-loop stability while in the wide closed-loop mode. In this
mode, less phase margin can usually be tolerated, because this
mode is only used to enhance the lock time but is not used in
the locked free running state. When the wide closed-loop mode
achieves phase lock as determined by an internal lock detector,
the phase detector/charge pump transitions into the final
closed-loop state. If no wide closed-loop current is programmed,
the loop transitions directly from the frequency detect mode
into the final closed-loop state. In the final closed-loop state,
optimize the loop characteristics for the desired free running
loop bandwidth.
The frequency detect mode is primarily useful in offset or
translation loop applications where the phase detector inputs
are more likely to detect large frequency transitions. For loop
applications with significant amounts of division in the feedback
loop, the frequency detection mode may not activate. This is due
to the limited amount of frequency difference that is experienced
at the phase detector inputs. For these applications, the primary
means of accelerating the frequency settling time is to design
the loop to acquire lock with the wide closed-loop setting and
then switch to the final closed-loop setting.
As previously mentioned, care should be taken when planning
for a large transition using the frequency detect mode to ensure
that the charge pump does not cause the VCO to overshoot the
closed-loop lock range, because cycle slipping can occur, which
results in extended delays. Figure 30 shows two system responses.
In the first response, the charge pump output current is
maximized during the frequency detect mode so that, after
152 clock cycles, the VCO voltage exceeds the closed-loop lock
range. The second system response provides less current during
the frequency detect mode. Although this results in a longer
delay in approaching the closed-loop lock range, because the
system does not exceed the closed-loop range, the fast locking
logic shifts the charge pump into intermediary closed-loop
mode, resulting in a shorter overall frequency switching time.
Figure 30. Typical Charge Pump Responses
TIME
Rev. C | Page 16 of 32
Analog Mixer
The analog mixer is included for translation loops, also known
as offset loops. The radio frequency (RF) and local oscillator
(LO) inputs are designed to operate at frequencies up to 2 GHz.
Both inputs are differential analog input stages. Both input stages
are internally dc biased and should be connected through an
external ac coupling mechanism. The expected input level is
in the range of 800 mV p-p (differential). The intermediate
frequency (IF) output is a differential analog output stage
designed to operate at frequencies less than 400 MHz. This
mixer is based on the Gilbert cell architecture.
MODES OF OPERATION
The AD9858 DDS section has three modes of operation: single
tone, frequency sweeping, and full sleep. The RF building blocks
(PFD, CP, and mixer) can be active or powered down, used or
unused, in the active modes.
In the single-tone mode, the device generates a single output
frequency determined by a 32-bit word (frequency tuning word,
FTW) loaded to an internal register. This frequency can be changed
as desired, and frequency hopping can be accomplished at a rate
limited only by the time required to update the appropriate
registers. If even faster hopping is needed, the four profiles
allow rapid hopping among the four frequencies stored in them
by means of external select pins.
The frequency sweeping mode allows for the automation of most of
the frequency sweeping task, making chirp and other frequency
sweeping applications possible without multiple register operations
via the I/O port.
In whatever mode the device is operating, changes in frequency
are phase continuous (they do not cause discontinuities in the
phase of the output signal). The first phase value after a frequency
change is an increment of the last phase value before the change,
but at the phase increment value (FTW) of the new tuning
word. (This is not the same as phase coherent over frequency
changes; see Figure 31.)
WHERE θ = PHASE OF OUTPUT SIGNAL, Ф = PHASE AT TIME OF FIRST FREQUENCY
PHASE CONTINUOUS
REFERENCE SIGNAL
Figure 31. Difference Between a Phase Continuous Frequency Change and
TRANSITION, AND Ф' = PHASE AT TIME OF SECOND FREQUENCY TRANSITION.
PHASE COHERENT
f
f
θ = θREF
f
θ = θREF
OUT
REF
OUT
= A
= A
= A
a Phase Coherent Frequency Change
f
OUT
f
OUT
= 2A
= 2A
θ = 2θREFФ
f
REF
θ = 2θREF
= A
θ = 2θREF+Ф + Ф'
f
f
f
REF
OUT
OUT
θ = θREF
= A
= 2A
= A