CMD-12DP512 AXIOM, CMD-12DP512 Datasheet - Page 16

• Manufacturer Part Number: CMD-12DP512
• Description: Single Board Computer
• Manufacturer: AXIOM

Specifications of CMD-12DP512

• Silicon Manufacturer: Freescale
• Core Architecture: HCS12
• Core Sub-architecture: S12D
• Features: Onboard Back Ground Debug, Breadboard And Prototype Area
• Kit Contents: Board
• Silicon Family Name: S12D
• Silicon Core Number: MC9S12DP512

C M D - 1 2 D P 5 1 2
The Prototype area allows for installation of components, connectors, or adapters by wire wrap
or soldering methods. The grid is .1 inch and suitable for DIP package IC’s or .025 square or
round pins to be applied. The surface mount portion provides SOIC type or .50 lead pitch IC’s
to be applied. Each SMT pad has a through hole type pad provided for easy connection.
I/O Port connectors
The port connectors are organized by HCS12 I/O port or operation. Caution should be applied
so that on-board connections to not conflict with user application. The HCS12 ports A, B, part
of E, and optionally K will be memory bus ports when the HCS12 operating mode is Expanded.
I/O connection is not possible to memory bus ports, either single-chip mode must be applied or
a proper BUS port connection to memory bus access devices.
MCU_PORT
** PB7/D7 10 9
** PB5/D5
** PB3/D3
** PB1/D1
** PM1 34 33 PM0 **
** PK0 50 49 PK1 **
** PK2 48 47 PK3 **
** PK4 46 45 PK5 **
** PS7 22 21 PS6 **
** PS5 20 19 PS4 **
** PS3 18 17 PS2 **
** PS1 16 15 PS0 **
GND 60 59 +5V
GND 44 43 +5V
GND 14 13 +5V
GND 12 11 VREGEN
GND
PM3 32 31 PM2
PM5 30 29 PM4
PM7 28 27 PM6
PP1 42 41 PP0
PP3 40 39 PP2
PP5 38 37 PP4
PP7 36 35 PP6
PT7 58 57 PT6
PT5 56 55 PT4
PT3 54 53 PT2
PT1 52 51 PT0
PJ1 26 25 PJ0
PJ7 24 23 PJ6
8 7
6 5
4 3
2 1
R E V
PB6/D6 **
PB4/D4 **
PB2/D2 **
PB0/D0 **
+5V
B .
The MCU_PORT provides access to the peripheral
features and I/O lines of the HCS12.
** Note signals with alternate connections on the
development board:
PB0 – 7 [D0 - 7] provide address / data on the
expanded HCS12.
PK0 – 5 [XA14 - XA19] provide high order paged
address lines on the expanded HCS12 with ECS
enabled.
PM0 – 1 [CAN RXD0, TXD0] CAN channel 0 to CAN
Port transceiver.
PS0 – 1 [COM Port RXD0, TXD0]
PS2 – 3 [JP3 Port RXD1, TXD2]
PS4 – 7 [SPI Port] provides LCD_PORT serial
interface.
16
0 8 / 2 3 / 0 7