4432-DKDB2 Silicon Laboratories Inc, 4432-DKDB2 Datasheet
4432-DKDB2
Specifications of 4432-DKDB2
Related parts for 4432-DKDB2
4432-DKDB2 Summary of contents
Page 1
... Software Development Board (SDB) Both boards come with the Silicon Labs standard 40-pin socket for connecting standard EZRadio® and EZRadioPRO™ evaluation testcards such as the Si4432-DKDB1. The onboard C8051F930 comes preloaded with sample firmware to demonstrate a packet-based wireless link between two systems. ...
Page 2
SDBC-DK3 UG 2 Rev. 0.4 ...
Page 3
... Results (PER Test .38 7.3. Additional Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 7.3.1. USB Communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 7.3.2. Packet Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 8. Custom Software Development . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 8.1. Program Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 8.1.1. Basic Code Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45 8.2. Basic Hardware Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 9. Main . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 9.1. Flow Chart Main ( ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 9.2. Main Source File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10. Si4432 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SDBC-DK3 UG Rev. 0.4 Page 3 ...
Page 4
... SDBC-DK3 UG 10.1. Flow Chart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 10.1.1. RF Packet Received 10.1.2. RFTransmit 10.2. Si4432 Header File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 10.3. Si4432 Source File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 11. C8051 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 11.1. C8051 Header File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 11.2. C8051 Source File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 12. Troubleshooting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74 Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76 4 Rev. 0.4 ...
Page 5
Power Supply The board has three power options. The user can select between these options by the supply source selector switch (SW1). 2.1. On Board PSU The on board PSU supplies 3.3 VDC. In this mode, the board should ...
Page 6
SDBC-DK3 UG 3. System Introduction: MSC-DBSB8 ICD Connector Figure 3. Debug Connector (Emulator and Programmer Interface) 6 Table 1. Debug Connector Pin # Description 1 VDD (3 GND 3 GND 4 P2.7 5 RESET 6 P2.7 7 RST/C2CK ...
Page 7
Table 2. 40-Pin Testcard Connector (J5) Pin # Description 1 J6/1 (SPI_MOSI) 2 J7/1 3 J6/2 (SPI_SCK) 4 J7/2 5 J6/3 (RF_NSEL) 6 J7/3 7 J6/4 8 J7/4 9 J6/5 10 J7/5 11 J6/6 12 J7/6 (RF_NIRQ) 13 J6/7 (PWRDN) ...
Page 8
SDBC-DK3 UG 4. System Introduction: Schematic (MSC-DBSB8) 8 Rev. 0.4 ...
Page 9
SDBC-DK3 UG Rev. 0.4 9 ...
Page 10
SDBC-DK3 UG 5. Typical Testboard Schematic (Si443x Testcard) 10 Rev. 0.4 ...
Page 11
Using the SDB with a Standard Testcard The standard EZRadio or EZRadioPRO testcards that are typically plugged into the MSC-DBLB2 Loadboard when engineers are performing RF tests on the radio ICs can also be plugged into the 40pin socket ...
Page 12
... When shipped, the MSC-DBSB8 comes with example firmware, which is used to demonstrate the basic RF capabilities of Silicon Labs’ RFIC. In the current public release of this firmware only the EZRadioPRO Si4432 transceiver is supported, later releases are intended to demonstrate the ever increasing number of products from Silicon Labs ...
Page 13
... The following screen allows users to select the mode of operation: Figure 11. Screen 1: Demonstration Mode Since the SDB's firmware recognized the Si4432 test card inserted into the 40 pin socket the appropriate modes of operation are presented on the menu system—in this case TRx (Transceiver possible however to operate a transceiver (Receive (Transmit) mode also so menu features allow users to override the functionality. Menu's are driven through the push button's 1– ...
Page 14
SDBC-DK3 UG The Up/Down button (PB1) moves the arrow up and down the LCD screen. The arrow is used to highlight the function that will change when the user presses the '+' and '-' buttons. In the screen shown above, ...
Page 15
Figure 15. Antenna Diversity Testcard (May be Ordered Separately) Figure 16. Split TX and RX Testcard (Rx: Left SMA, Tx: Right SMA) for Use with Coaxial Cable and RF Test Equipment for Scientific RF Evaluation (May be Ordered Separately) Figure ...
Page 16
... If an Antenna Diversity card is fitted then the 'Antenna Mode' option on the 3rd screen will be available, this line is automatically removed when non-antenna diversity cards such as the 4432-DKDB1 are inserted. With this options users have the ability to select antenna 1, antenna 2 or both (antenna diversity enabled). For typical operation select “ ...
Page 17
It can be seen from Table 3 and Table 4 that while the effects of antenna diversity on LOS environments are negligible, the benefits in indoor/urban environments can significantly help create robust, higher quality robust links. Figure 19. Screen 4: ...
Page 18
SDBC-DK3 UG Consider the following: During the transmission of long packets, there is an increased chance that a disturbance may occur somewhere along that packet—thus the need to implement good CRC checks. During the transmission of short packets, ...
Page 19
Figure 22. Antenna Diversity Testcard Note: Depending on antenna selection the relevant antennas are shown on the top row and either ANTDIV, A_DIV(1), or A_DIV(2) is shown in the second line of text. The ready screen is designed to allow ...
Page 20
SDBC-DK3 UG This feature is only manually enabled since the brightness of the LED may be distracting when on desk operation is being implemented. 7.1.8. Running the Demonstration Longer tests provide better averages, but in the interest of time, this ...
Page 21
Figure 24. Active Antenna and RSSI Indications Rev. 0.4 SDBC-DK3 UG 21 ...
Page 22
... High band Low band High band Low band Rev. 0.4 Part Number 4432 – DKDB1 4431 – DKDB1 4432 – DKDB5 4431 – DKDB5 4330 – DKDB1 4330 – DKDB5 4032 – DKDB1 4031 – DKDB1 4032 – DKDB5 4031 – DKDB5 ...
Page 23
... RX Connection Figure 25. 4432-DKDB1 - Split TX/RX Antenna Card Using Coaxial Cable SDBC-DK3 UG TX Connection Rev. 0.4 23 ...
Page 24
SDBC-DK3 UG Figure 26. Lab Equipment Connection Diagram 24 Rev. 0.4 ...
Page 25
Figure 27. Test Card Connection Diagram Figure 28. SDB Connection Diagram Rev. 0.4 SDBC-DK3 UG 25 ...
Page 26
... The RF generator may use a data source from an external IQ generator or from its internal memory depending on its feature set, often RF generators have a PN9 pattern option. The 4432-DKDB1 testcard also provides access to the radio's GPIO which can be used as test-points for the radios internal signals - see test card connection diagram. ...
Page 27
Test Method 1. Ensure “Lab Mode” is selected as the operating function. 2. Select CW. 3. Press <GO> to move on from this screen. 1. Select the appropriate frequency. When evaluating with CW, data rate and modulation have no ...
Page 28
SDBC-DK3 UG 1. Select the appropriate output power required for the test. 2. Press <GO> to move on from this screen. Note alternate testcard is used, such as the antenna diversity test cards, users may see slightly different ...
Page 29
Results (CW Tests) 7.2.4.1. Output Power 1. Set the center frequency of spectrum analyzer to the frequency under test. 2. Set span to 10 MHz. 3. Measure the TX output power on displayed plot. Figure 34. Spectrum Plot Showing ...
Page 30
SDBC-DK3 UG 7.2.4.3. Phase Noise 1. Set the Spectrum analyzer to “Phase Noise”. 2. Set the center frequency of spectrum analyzer to the frequency selected. 3. Set the spectrum analyzer to the desired span (typically from 100 ...
Page 31
Select the appropriate frequency, data rate, and modulation. 2. Press <GO> to move on from this screen. 1. Select the desired output power. 2. Press <GO> to move on from this screen. 1. Parameters in Figure 40 are not ...
Page 32
SDBC-DK3 UG In Figure 41, the runtime screen will summarize the current valid settings. 7.2.6. Results (PN9 Tests) 7.2.6.1. TX Output Spectrum 1. Set the center frequency of spectrum analyzer to the frequency under test. 2. Set span to 500 ...
Page 33
Receiver Measurements 7.2.7.1. Bit Error Rate Test Using the BER Lab Mode users may evaluate the following: 1. BER Sensitivity. 2. Direct mode operation using a continuous data streams 3. Receiver modem parameters: i. Automatic Frequency Control ii. Blocking ...
Page 34
SDBC-DK3 UG 1. Parameters on setup screen 3 are not relevant to BER evaluations. Silicon Labs recommends leaving them at their default values. 2. Press <GO> to move on from this screen. 1. Parameters on setup screen 4 are not ...
Page 35
Results (BER Test) 7.2.8.1. BER Sensitivity Evaluation BER results will be shown on the BER instrument or recorded by either RF generators or IQ modulators that have a BER option installed. The top trace in Figure 48 demonstrates TX_Data ...
Page 36
SDBC-DK3 UG 7.2.9. Packet Error Test Using the PER Lab Mode users may evaluate the following: 1. PER Sensitivity 2. FIFO mode using predefined packet structures (see data sheet for further details) 3. Receiver modem parameters: i. Automatic Frequency Control ...
Page 37
Parameters on setup screen 4 are not relevant to PER evaluations. Silicon Labs recommends leaving them at their default values. 2. Press <GO> to move on from this screen. 1. Ensure the Packet length matches that programmed in the ...
Page 38
SDBC-DK3 UG In Figure 54, the runtime screen will summarize the current valid settings. Notes Trigger sent on P1. Missed packets 3. PER = Packet error rate 7.2.10. Results (PER Test) 7.2.10.1. PER Measurement ...
Page 39
Additional Information 7.3.1. USB Communications To enable greater analysis of the data information regarding the test is sent out over the USB and can be viewed via a serial terminal emulator such as the WDS Terminal Emulator found on ...
Page 40
SDBC-DK3 UG 7.3.2. Packet Structure The packet structure used by this demonstration is very simple but is not much different than a typical packet found in many RF applications today. Figure 57. Packet Format Defined in the Packet Error Rate ...
Page 41
Custom Software Development Initially the SDBC-DK3 Software Development Kit offers the ability to become acquainted with the basic capabilities of the EZRadioPRO product family, however, the kit is also designed to be used for basic code development on any ...
Page 42
SDBC-DK3 UG Chip version V2 TX/RX offset? Set center frequency of operation Register: 0x75, 0x76, 0x77 Use TX/RX header ? Customize Sync Words? Using GIPOs Specific Data Rate and Modem Settings ? Figure 59. Basic Program Structure Block Diagram (2 ...
Page 43
RF chip in Idle Mode RF chip in Receive Mode While (1) Continuous receive mode No RFReceive () Button pushed Return: ? RF_NO_PACKET PB1_PIN == 0 Yes Build packet 1) strcpy(&packet[0],"PAYLOAD") RFTransmit ( &packet[0],&length) ) Figure 60. Basic Program Structure ...
Page 44
SDBC-DK3 UG Set Packet Length Information DO a Burst Write to FIFO (<64 bytes) RF chip in Transmit Mode Enable packet sent interrupt Read out Interrupt Status Registers No Wait for packet sent interrupt While (RF_NIRQ_PIN == 1) Yes Packet ...
Page 45
... Blink LED for valid packet Response to Push button command Send Data Packet out (16000000L/2) (SYSCLK/4) Rev. 0.4 SDBC-DK3 UG (main.c) (C8051.h) (C8051.c) //Master SPI, CKPHA=0, CKPOL=0 //3-wire Single Master, SPI enabled // Enable SPI1 module (Si4432.h) //frequency band select //default carrier frequency: 915 MHz (Si4432.c) (main.c) 45 ...
Page 46
... SDBC-DK3 UG 8.2. Basic Hardware Connections LED 1 C 8051F930 LED 2 Figure 62. Basic Hardware Connections 46 SDI SCK HW SPI SDO nSEL Si4432 nIRQ Rev. 0.4 30MHz ...
Page 47
Main The main module main.c should include the main () function that is called upon startup. The main function should first call several initialization routines and then the main program loop itself. Many of the initialization and internal functions ...
Page 48
... The main loop starts after that. While (1) means that never ending loop. /*------------------------------------------------------------------------------------- MAIN PROGRAM -------------------------------------------------------------------------------------*/ void main (void) { idata uint8 packet[MAX_PAYLOAD_LENGTH]; idata uint8 length; Hw_Init(); RfInitHw(DR4800BPS_DEV45KHZ); RFIdle(); RFReceive(); 48 // initialize the MCU and the SW Development board // initialize the Si4432 // set the radio into IDLE state // start continuous receive Rev. 0 ...
Page 49
The foreground loop continuously polls the nIRQ pin of the receiver. If the nIRQ is active (low), the microcontroller starts a status read. Then reads out the data packets from the FIFO. while (1) { switch ( RFPacketReceived(&packet[0],&length ...
Page 50
SDBC-DK3 UG Receiver will discard corrupted data packet and restart in continuous receive mode /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: + DESCRIPTION: + INPUT: + RETURN: + NOTES: + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ void Hw_Init(void) { uint16 i; // Disable the ...
Page 51
P0MDIN = 0xF3; P0MDOUT = 0x10; P0SKIP = 0xCF; P1MDIN = 0xFF; P1MDOUT = 0xFD; P1SKIP = 0xF8; P2MDIN = 0xFF; P2MDOUT = 0xFC; P2SKIP = 0xFF; SFRPAGE = CONFIG_PAGE; P0DRV = 0x10; P1DRV = 0xFD; P2DRV = 0xFC; SFRPAGE ...
Page 52
SDBC-DK3 UG /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: + DESCRIPTION: + INPUT: + RETURN: + NOTES: + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ void delay_ms(uint8 delay) { xdata uint8 i; xdata uint16 j; for(i=0;i<delay;i++) for(j=0;j<8000;j++); } 52 void delay_ms(void) This function generates milliseconds delay Number of ...
Page 53
... Si4432 The Si4432.c module contains code for all Si4432 related RF functions including RF setup parameters; Status Read, Transmit, Receive, and Idle state. There is a global variable (a table) 'RfSettings', which contains the preset modem parameters for each set of different data rates. These settings can be modified for other application specific settings using values calculated based on the data sheet or through the EZRadioPRO Register Calculator (available on WDS CDROM) ...
Page 54
SDBC-DK3 UG ============================================================================ // This table contains the modem parameters for different data rates. See the comments for more details code uint8 RfSettings[NMBR_OF_SAMPLE_SETTING][NMBR_OF_PARAMETER IFBW, COSR, CRO2, CRO1, CRO0, CTG1, CTG0, TDR1, TDR0, MMC1, FDEV,AFC, ChargepumpCT {0x01, 0x83, ...
Page 55
Flow Chart 10.1.1. RF Packet Received Packet Received () If nIRQ goes low 1) Read out Interrupt Status 1 Registers for valid packet bit Valid Packet ? CRC ERROR interrupt occurred 10.1.2. RFTransmit( ) RFTransmit () 1) ...
Page 56
... SDBC-DK3 UG 10.2. Si4432 Header File /************************************************************************************* ** ** FILE --- Si4432 DESCRIPTION ** Header files for Si4432 usage, contains RF specific definition and type declaration ** ** CREATED ** Silicon Laboratories Hungary Ltd ** ** COPYRIGHT ** Copyright 2008 Silicon Laboratories, Inc. ** http://www.silabs.com ** *************************************************************************************/ #ifndef Si4432_H #define Si4432_H #include "C8051.h" /* ========================================= * * APPLICATION SPECIFIC DEFINITIONS ...
Page 57
==========================================*/ // RF stack enumerations typedef enum _RF_ENUM { RF_OK RF_ERROR_TIMING RF_ERROR_PARAMETER RF_PACKET_RECEIVED RF_RX_FIFO_ALMOST_FULL RF_NO_PACKET RF_CRC_ERROR } RF_ENUM; typedef enum _RF_SAMPLE_SETTINGS ...
Page 58
SDBC-DK3 UG AFCLoopGearshiftOverride AFCTimingControl ClockRecoveryGearshiftOverride ClockRecoveryOversamplingRatio ClockRecoveryOffset2 ClockRecoveryOffset1 ClockRecoveryOffset0 ClockRecoveryTimingLoopGain1 ClockRecoveryTimingLoopGain0 ReceivedSignalStrengthIndicator RSSIThresholdForClearChannelIndicator AntennaDiversityRegister1 AntennaDiversityRegister2 DataAccessControl EZmacStatus HeaderControl1 HeaderControl2 PreambleLength PreambleDetectionControl SyncWord3 SyncWord2 SyncWord1 SyncWord0 TransmitHeader3 TransmitHeader2 TransmitHeader1 TransmitHeader0 TransmitPacketLength CheckHeader3 CheckHeader2 CheckHeader1 CheckHeader0 HeaderEnable3 HeaderEnable2 HeaderEnable1 HeaderEnable0 ReceivedHeader3 ReceivedHeader2 ...
Page 59
DeltasigmaADCTuning1 DeltasigmaADCTuning2 AGCOverride1 AGCOverride2 GFSKFIRFilterCoefficientAddress GFSKFIRFilterCoefficientValue TXPower TXDataRate1 TXDataRate0 ModulationModeControl1 ModulationModeControl2 FrequencyDeviation FrequencyOffset FrequencyChannelControl FrequencyBandSelect NominalCarrierFrequency1 NominalCarrierFrequency0 FrequencyHoppingChannelSelect FrequencyHoppingStepSize TXFIFOControl1 TXFIFOControl2 RXFIFOControl FIFOAccess } RF_REG_MAP; /* ========================================= * * ...
Page 60
... SDBC-DK3 UG 10.3. Si4432 Source File /************************************************************************************* ** ** FILE --- Si4432 DESCRIPTION ** Contains all Si4432 RF functions ** ** CREATED ** Silicon Laboratories Hungary Ltd ** ** COPYRIGHT ** Copyright 2008 Silicon Laboratories, Inc. ** http://www.silabs.com ** *************************************************************************************/ #include "C8051.h" #include "Si4432.h" /*-----------------------------------------------------------------------------------*/ /* GLOBAL variables /*----------------------------------------------------------------------------------*/ // This table contains the modem parameters for different data rates. See the comments for more details ...
Page 61
... RF_NIRQ_PIN == 1); // disable all ITs, except 'ichiprdy' SpiRfWriteAddressData((REG_WRITE | InterruptEnable1), 0x00); SpiRfWriteAddressData((REG_WRITE | InterruptEnable2), 0x02); ItStatus1 = SpiRfReadRegister(InterruptStatus1); ItStatus2 = SpiRfReadRegister(InterruptStatus2); // set the non-default Si4432 registers // set VCO SpiRfWriteAddressData((REG_WRITE | VCOCurrentTrimming), 0x7F); SpiRfWriteAddressData((REG_WRITE | DividerCurrentTrimming), 0x40); // set the AGC SpiRfWriteAddressData((REG_WRITE | AGCOverride2), 0x0B); ...
Page 62
SDBC-DK3 UG SpiRfWriteAddressData((REG_WRITE | SyncWord3), 0x2D); SpiRfWriteAddressData((REG_WRITE | SyncWord2), 0xD4); GPIO definitions // set GPIO0 to RX DATA SpiRfWriteAddressData((REG_WRITE | GPIO0Configuration), 0x14); // set GPIO1 to TX State & GPIO2 to RX State SpiRfWriteAddressData((REG_WRITE | GPIO1Configuration), 0x12); SpiRfWriteAddressData((REG_WRITE | GPIO2Configuration), ...
Page 63
FUNCTION NAME: RF_ENUM RFSetRfParameters (RF_SAMPLE_SETTINGS setting) + DESCRIPTION: This function configures the RF part of the chip (both TX and RX) + for different (predefined) data rate, deviation and modulation index + requirements. + RETURN: RF_OK: The ...
Page 64
SDBC-DK3 UG /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: + DESCRIPTION RETURN: + NOTES: + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ RF_ENUM RFIdle(void disable transmitter and receiver SpiRfWriteAddressData((REG_WRITE | OperatingFunctionControl1), 0x01); // disable all ITs SpiRfWriteAddressData((REG_WRITE | InterruptEnable1), 0x00); SpiRfWriteAddressData((REG_WRITE | InterruptEnable2), 0x00); ...
Page 65
ItStatus2 = SpiRfReadRegister(InterruptStatus2); // wait for the packet sent interrupt while(RF_NIRQ_PIN == 1); // packet is sent correctly return RF_OK; } /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: RF_ENUM RFReceive(void) + DESCRIPTION: Starts packet reception + INPUT: None + RETURN: RF_OK: + ...
Page 66
SDBC-DK3 UG /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: + DESCRIPTION: + INPUT: + RETURN NOTES: + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ RF_ENUM RFPacketReceived (uint8 * packet, uint8 * length) { xdata uint8 i; // Check if IT occurred or not if( RF_NIRQ_PIN ...
Page 67
C8051 The C8051.c module contains all the low level, 8051 dependent functions. The code mostly comprises of hardware SPI setup and SPI read/write function calls. The SetHwMasterSpi() function initializes the 3-wire HW SPI port. This does not control the ...
Page 68
SDBC-DK3 UG /* ========================================== * * ========================================== */ //Only these types of variables are used in this software #undef uint8 #undef sint8 #undef uint16 ...
Page 69
I/O definitions. The RF_NSEL_PIN and RF_NIRQ_PIN port are created separately as the Hardware SPI ports use only 3-wires. //I/O pin definitions SBIT(LED1_PIN, SFR_P1, 4); SBIT(LED2_PIN, SFR_P1, 5); SBIT(LED3_PIN, SFR_P1, 6); SBIT(LED4_PIN, SFR_P1, 7); SBIT(BLED_PIN, SFR_P2, 2); SBIT(PB1_PIN, SFR_P0, 0); SBIT(PB2_PIN, ...
Page 70
SDBC-DK3 UG 11.2. C8051 Source File /************************************************************************************* ** FILE --- C8051 DESCRIPTION ** Contains all the low level, 8051 dependent functions ** ** CREATED ** Silicon Laboratories Hungary Ltd ** ** COPYRIGHT ** Copyright 2008 Silicon Laboratories, Inc. ...
Page 71
FUNCTION NAME: void SpiWrite(uint8 spi_in) + DESCRIPTION: Sends 8 bits length data through the SPI port + INPUT: Data + RETURN: None + NOTES: It doesn't control the nSEL pin + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ void SpiWrite(uint8 spi_in) { SPI1DAT ...
Page 72
SDBC-DK3 UG /*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ + + FUNCTION NAME: + DESCRIPTION: + INPUT: + RETURN: + NOTES: + ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/ uint8 SpiRfReadRegister(uint8 address) { uint8 temp8; RF_NSEL_PIN = 0; SpiReadWrite( address ); temp8 = SpiReadWrite( 0x00 ); RF_NSEL_PIN = 1; return temp8; } ...
Page 73
Troubleshooting Q1: My Software Development Board (SDB) displays an error message on startup. A1: Factory firmware is designed to operate with officially approved testcards. The EBID (see Figure 20, “Test Card Characteristics EEPROM (EBID),” on page 17) contain an ...
Page 74
SDBC-DK3 OCUMENT HANGE IST Revision 0.2 to Revision 0.3 Added Lab Mode instructions. Added software programmers guide. Updated "7.1.3. Screen 3: Setting up Further RF Parameters" on page 14. Updated "7.1.8. Running ...
Page 75
N : OTES SDBC-DK3 UG Rev. 0.4 75 ...
Page 76
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...