CS495303-CVZ Cirrus Logic Inc, CS495303-CVZ Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS495303-CVZ
Manufacturer Part Number
CS495303-CVZ
Description
IC, AUDIO DECODER DSP, LQFP-128
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS495303-CVZ.pdf
(38 pages)
Specifications of CS495303-CVZ
Audio Control Type
Decoder
Control Interface
I2C, Parallel, SPI, UART
Control / Process Application
DVD AV Player, Audio Decoder, Audio Post-Processor, Audio Encoder
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
9. Package Mechanical Drawings ..............................................................................................34
10. Revision History ....................................................................................................................36
List of Figures
Figure 1. RESET Timing ........................................................................................................................................12
Figure 2. XTI Timing ..............................................................................................................................................12
Figure 3. Serial Control Port - SPI Slave Mode Timing ..........................................................................................14
Figure 4. Serial Control Port - SPI Master Mode Timing ........................................................................................15
Figure 5. Serial Control Port - I
Figure 6. Serial Control Port - I
Figure 7. Parallel Control Port - Intel
Figure 8. Parallel Control Port - Intel Mode Write Cycle ........................................................................................19
Figure 9. Parallel Control Port - Motorola
Figure 10. Parallel Control Port - Motorola Mode Write Cycle Timing ...................................................................21
Figure 11. UART Timing ........................................................................................................................................22
Figure 12. Digital Audio Input (DAI) Port Timing Diagram .....................................................................................23
Figure 13. Direct Stream Digital - Serial Audio Input Timing ..................................................................................24
Figure 14. Digital Audio Port Timing, MCLK Master Mode ....................................................................................25
Figure 15. External Memory Interface - Flash Write Cycle Timing .........................................................................27
Figure 16. External Memory Interface - Flash Read Cycle Timing ........................................................................27
Figure 17. External Memory Interface - SDRAM Burst Read Cycle .......................................................................29
Figure 18. External Memory Interface - SDRAM Burst Write Cycle .......................................................................29
Figure 19. External Memory Interface - SDRAM Auto Refresh Cycle ....................................................................30
Figure 20. External Memory Interface - SDRAM Load Mode Register Cycle ........................................................30
Figure 21. 128-Pin LQFP Pin-Out Drawing ............................................................................................................32
Figure 22. 144-Pin LQFP Pin-Out Drawing ............................................................................................................33
Figure 23. 128-Pin LQFP Package Drawing .........................................................................................................34
Figure 24. 144-Pin LQFP Package Drawing .........................................................................................................35
List of Tables
Table 1. CS4953xx Related Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Table 2. Device and Firmware Selection Guide. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 3. CS495303 DSP Memory Sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 4. CS495313 DSP Memory Sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 5. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 6. Environmental, Manufacturing, & Handling Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 7. 128-Pin LQFP Package Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 8. 144-Pin LQFP Package Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
DS705PP2
8.2 144-Pin LQFP Pinout Diagram ............................................................................................................... 33
9.1 128-pin LQFP Package Drawing ............................................................................................................ 34
9.2 144-Pin LQFP Package .......................................................................................................................... 35
2
2
C Slave Mode Timing ..........................................................................................16
C Master Mode Timing ........................................................................................17
®
Mode Read Cycle ......................................................................................19
®
®Copyright 2008 Cirrus Logic, Inc.
Mode Read Cycle Timing ...................................................................21
32-bit Audio Decoder DSP Family
CS4953xx Data Sheet
3