XC4VLX60-10FF1148C Xilinx Inc, XC4VLX60-10FF1148C Datasheet - Page 8

no-image

XC4VLX60-10FF1148C

Manufacturer Part Number
XC4VLX60-10FF1148C
Description
IC
Manufacturer
Xilinx Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VLX60-10FF1148C
Manufacturer:
XC
Quantity:
1 238
Part Number:
XC4VLX60-10FF1148C
Manufacturer:
MOT
Quantity:
650
Part Number:
XC4VLX60-10FF1148C
Manufacturer:
XILINX
0
Part Number:
XC4VLX60-10FF1148C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VLX60-10FF1148C
0
Part Number:
XC4VLX60-10FF1148CS2
Manufacturer:
XILINX
0
Virtex-4 Documentation
Complete and up-to-date documentation of the Virtex-4
family of FPGAs is available on the Xilinx web site. In addi-
tion to the most recent Virtex-4 Family Overview, the follow-
ing files are also available for download:
Virtex-4 Data Sheet: DC and Switching Characteristics
This data sheet contains the DC and Switching Characteris-
tic specifications for the Virtex-4 family.
Virtex-4 User Guide
This guide includes chapters on:
XtremeDSP Design Considerations
This guide describes the DSP48 slice and includes refer-
ence designs for using DSP48 math functions and various
FIR filters.
Revision History
The following table shows the revision history for this document.
DS112 (v3.0) September 28, 2007
Product Specification
08/02/04
09/10/04
12/08/04
03/26/05
06/17/05
02/10/06
10/10/06
01/23/07
Clocking Resources
Digital Clock Manager (DCM)
Phase-Matched Clock Dividers (PMCD)
Block RAM and FIFO memory
Configurable Logic Blocks (CLBs)
SelectIO Resources
SelectIO Logic Resources
Advanced SelectIO Logic Resources
Date
R
Version
1.0
1.1
1.2
1.3
1.4
1.5
1.6
2.0
Initial Xilinx release. Printed Handbook version.
Typographical edits.
Added note to
Revision number jumped to 2.0 to correlate to data sheet (DS302) major revision.
Removed System Monitor and ADC references.
Removed legacy CLB reference and typographical edits.
Removed FCRAM-II support.
Added stepping to order information example in
Changed maximum transceiver rate to 6.5 Gb/s.
Removed FF1760 package from
Table
Table
Edited Ethernet MAC section.
Edited serial transceiver sections.
In
Added note 3 to
Revised the CLB numbers for XC4VFX40 devices in
Table 2
1: Corrected typo: XC4VFX40 number of slices = 18,624.
2: Added column for FF676 package. Rewrote table footnotes.
added FFG Pb-Free packages.
Table 2
Table
for SparseChevron pinouts.
www.xilinx.com
1.
Virtex-4 Configuration Guide
This all-encompassing configuration guide includes chap-
ters on configuration interfaces (serial and SelectMAP), bit-
stream encryption, Boundary-Scan and JTAG configuration,
and reconfiguration techniques.
Virtex-4 Packaging and Pinout Specification
This specification includes the tables for device/package
combinations and maximum I/Os, pin definitions, pinout
tables, pinout diagrams, mechanical drawings, and thermal
specifications.
Virtex-4 PCB Designer’s Guide
This guide describes PCB guidelines for the Virtex-4 family.
It covers SelectIO signaling, RocketIO signaling, power dis-
tribution systems, PCB breakout, and parts placement.
Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide
This guide describes the RocketIO Multi-Gigabit Transceiv-
ers available in the Virtex-4 FX family.
Virtex-4 Tri-mode Ethernet Media Access Controller
This guide describes the Embedded Tri-Mode Ethernet
Media Access Controller available in the Virtex-4 FX family.
PowerPC 405 Processor Block Reference Guide
This guide is updated to include the PowerPC 405 proces-
sor block available in the Virtex-4 FX family.
Table
Revision
2.
Figure
Table
1.
1.
Virtex-4 Family Overview
8

Related parts for XC4VLX60-10FF1148C