25AA512-I/MF Microchip Technology, 25AA512-I/MF Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
25AA512-I/MF
Manufacturer Part Number
25AA512-I/MF
Description
512k, 64K X 8 , 1.8V SER EE IND 8 DFN-S 6X5MM TUBE
Manufacturer
Microchip Technology
Datasheet
1.25AA512-ISN.pdf
(36 pages)
Specifications of 25AA512-I/MF
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
512K (64K x 8)
Speed
20MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
25AA512-I/MF
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25AA512-I/MF
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
25AA512
2.4
The Read Status Register instruction (RDSR) provides
access to the STATUS register. The STATUS register
may be read at any time, even during a write cycle. The
STATUS register is formatted as follows:
TABLE 2-2:
The Write-In-Process (WIP) bit indicates whether the
25AA512 is busy with a write operation. When set to a
‘
in progress. This bit is read-only.
FIGURE 2-6:
DS22021F-page 12
1
W/R = writable/readable. R = read-only.
WPEN
SCK
’, a write is in progress, when set to a ‘
W/R
CS
SO
7
SI
Read Status Register Instruction
(RDSR)
6
–
X
0
5
–
X
0
STATUS REGISTER
X
4
–
0
READ STATUS REGISTER TIMING SEQUENCE (RDSR)
1
W/R
BP1
High-Impedance
3
0
Instruction
2
W/R
BP0
0
2
3
0
WEL
0
4
R
1
’, no write is
1
5
WIP
R
0
0
6
1
7
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch and is read-only. When set to
a ‘
‘
this bit can always be updated via the WREN or WRDI
commands regardless of the state of write protection
on the STATUS register. These commands are shown
in Figure 2-4 and Figure 2-5.
The Block Protection (BP0 and BP1) bits indicate
which blocks are currently write-protected. These bits
are set by the user issuing the WRSR instruction. These
bits are nonvolatile, and are shown in Table 2-3.
See Figure 2-6 for the RDSR timing sequence.
7
0
8
’, the latch prohibits writes to the array. The state of
1
’, the latch allows writes to the array, when set to a
6
9
Data from STATUS Register
10
5
11
4
2010 Microchip Technology Inc.
12
3
13
2
14
1
15
0