AD5242BRUZ100 Analog Devices Inc, AD5242BRUZ100 Datasheet - Page 14

• Manufacturer Part Number: AD5242BRUZ100
• Description: IC,Digital Potentiometer,CMOS,TSSOP,16PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of AD5242BRUZ100

• Taps: 256
• Resistance (ohms): 100K
• Number Of Circuits: 2
• Temperature Coefficient: 30 ppm/°C Typical
• Memory Type: Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V, ±2.3 V ~ 2.7 V
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Resistance In Ohms: 100K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD5242EBZ - BOARD EVALUATION FOR AD5242
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD5241/AD5242
4.
5.
A repeated write function gives the user flexibility to update the
RDAC output a number of times after addressing and instructing
the part only once. During the write cycle, each data byte updates
the RDAC output. For example, after the RDAC has acknowledged
its slave address and instruction bytes, the RDAC output is
updated. If another byte is written to the RDAC while it is still
addressed to a specific slave device with the same instruction,
this byte updates the output of the selected slave device. If
different instructions are needed, the write mode has to start a
completely new sequence with a new slave address, instruction,
and data bytes transferred again. Similarly, a repeated read
function of the RDAC is also allowed.
READBACK RDAC VALUE
Specific to the AD5242 dual-channel device, the channel of
interest is the one that was previously selected in the write mode.
In addition, to read both RDAC values consecutively, users have to
perform two write-read cycles. For example, users may first specify
the RDAC1 subaddress in write mode (it is not necessary to issue
the data byte and stop condition), and then change to read mode
to read the RDAC1 value. To continue reading the RDAC2 value,
users have to switch back to write mode, specify the subaddress,
and then switch once again to read mode to read the RDAC2
value. It is not necessary to issue the write mode data byte or
the first stop condition for this operation. Users should refer to
Figure 4 and Figure 5 for the programming format.
Unlike the write mode, the data byte follows immediately
after the acknowledgment of the slave address byte in
Frame 2 read mode. Data is transmitted over the serial bus
in sequences of nine clock pulses (slightly different from
the write mode, there are eight data bits followed by a no
acknowledge Logic 1 bit in read mode). Similarly, the
transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of
SCL (see Figure 5).
When all data bits have been read or written, a stop condition
is established by the master. A stop condition is defined as
a low-to-high transition on the SDA line while SCL is high.
In write mode, the master pulls the SDA line high during
the tenth clock pulse to establish a stop condition (see
Figure 4). In read mode, the master issues a no acknowledge
for the ninth clock pulse (that is, the SDA line remains high).
The master then brings the SDA line low before the tenth
clock pulse, which goes high to establish a stop condition
(see Figure 5).
MASTER
AD1
AD0
SDA SCL
AD5242
Figure 33. Multiple AD5242 Devices on One Bus
R
P
V
DD
R
P
SDA SCL
AD1
AD0
AD5242
5V
Rev. C | Page 14 of 20
V
DD
MULTIPLE DEVICES ON ONE BUS
Figure 33 shows four AD5242 devices on the same serial bus.
Each has a different slave address because the state of their AD0
and AD1 pins are different. This allows each RDAC within each
device to be written to or read from independently. The master
device output bus line drivers are open-drain pull-downs in a
fully I
only if the bit information of AD0 and AD1 in the slave address
byte matches with the logic inputs at the AD0 and AD1 pins of
that particular device.
LEVEL-SHIFT FOR BIDIRECTIONAL INTERFACE
While most old systems can operate at one voltage, a new
component may be optimized at another. When they operate
the same signal at two different voltages, a proper method of
level-shifting is needed. For instance, a 3.3 V E
used to interface with a 5 V digital potentiometer. A level-shift
scheme is needed to enable a bidirectional communication so that
the setting of the digital potentiometer can be stored to and
retrieved from the E
M1 and M2 can be N-channel FETs (2N7002) or low threshold
FDV301N if V
SDA SCL
AD1
AD0
V
AD5242
SDA1
SCL1
DD
= 3.3V
2
C-compatible interface. Note, a device is addressed properly
Figure 32. Level-Shift for Different Voltage Devices Operation
E
2
V
3.3V
PROM
DD
R
DD
AD1
AD0
P
SDA SCL
AD5242
falls below 2.5 V.
2
R
PROM. Figure 32 shows one of the techniques.
P
S
SDA
SCL
G
M1
D
S
G
M2
D
R
P
AD5242
R
2
PROM can be
P
5V
V
DD
= 5V
SCL2
SDA2