AD7147PACPZ-RL Analog Devices Inc, AD7147PACPZ-RL Datasheet - Page 5
![CAPACITANCE TO DIGITAL CONVERTER](/photos/6/52/65223/505-24-lfcsp_sml.jpg)
AD7147PACPZ-RL
Manufacturer Part Number
AD7147PACPZ-RL
Description
CAPACITANCE TO DIGITAL CONVERTER
Manufacturer
Analog Devices Inc
Series
CapTouch™r
Type
Capacitive Sensor Controllerr
Datasheet
1.AD7147ACPZ-1500RL7.pdf
(72 pages)
Specifications of AD7147PACPZ-RL
Resolution (bits)
16 b
Data Interface
I²C
Voltage Supply Source
Single Supply
Voltage - Supply
2.6 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Sampling Rate (per Second)
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7147PACPZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
SPI TIMING SPECIFICATIONS (AD7147)
T
noted. All input signals are specified with t
Table 4. SPI Timing Specifications
Parameter
f
t
t
t
t
t
t
t
t
SPI Timing Diagram
SCLK
1
2
3
4
5
6
7
8
A
= −40°C to +85°C, sample tested at 25°C to ensure compliance. V
SCLK
SDO
SDI
CS
Limit
5
5
20
20
15
15
20
16
15
t
1
t
4
MSB
t
t
1
2
5
R
= t
2
F
t
= 5 ns (10% to 90% of V
3
3
Figure 2. SPI Detailed Timing Diagram
ns min
ns max
Unit
MHz max
ns min
ns min
ns min
ns min
ns max
ns min
Rev. B | Page 5 of 72
DRIVE
CC
Description
SCLK frequency
CS falling edge to first SCLK falling edge
SCLK high pulse width
SCLK low pulse width
SDI setup time
SDI hold time
SDO access time after SCLK falling edge
CS rising edge to SDO high impedance
SCLK rising edge to CS high
= 1.65 V to 3.6 V, and V
15
) and timed from a voltage level of 1.6 V.
LSB
16
MSB
1
t
6
CC
2
= 2.6 V to 3.6 V, unless otherwise
15
LSB
t
16
8
t
7
AD7147