AD7893ARZ-10 Analog Devices Inc, AD7893ARZ-10 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD7893ARZ-10
Manufacturer Part Number
AD7893ARZ-10
Description
12-BIT ADC,8 PIN PACKAGE
Manufacturer
Analog Devices Inc
Datasheet
1.AD7893ARZ-2.pdf
(12 pages)
Specifications of AD7893ARZ-10
Number Of Bits
12
Sampling Rate (per Second)
117k
Data Interface
Serial
Number Of Converters
1
Power Dissipation (max)
45mW
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7893ARZ-10
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TIMING CHARACTERISTICS
Parameter
t
t
t
t
t
NOTES
1
2
3
4
ABSOLUTE MAXIMUM RATINGS*
(T
V
V
Analog Input Voltage to AGND
Reference Input Voltage to AGND . . . –0.3 V to V
Digital Input Voltage to DGND . . . . . –0.3 V to V
Digital Output Voltage to DGND . . . . –0.3 V to V
Operating Temperature Range
Storage Temperature Range . . . . . . . . . . . . –65 C to +150 C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +150 C
Plastic DIP Package, Power Dissipation . . . . . . . . . . 450 mW
Cerdip Package, Power Dissipation . . . . . . . . . . . . . . 450 mW
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . 450 mW
*Stresses above those listed under “Absolute Maximum Ratings” may cause
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD7893 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
REV. E
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
1
2
3
4
5
Sample tested at +25 C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.
See Figure 5.
Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
of the part and, as such, is independent of external bus loading capacitances.
3
4
DD
DD
A
AD7893-10, AD7893-5 . . . . . . . . . . . . . . . . . . . . . . .
AD7893-2, AD7893-3 . . . . . . . . . . . . . . . . . . . –5 V, +10 V
Commercial (A, B Versions) . . . . . . . . . . . –40 C to +85 C
Extended (S Version) . . . . . . . . . . . . . . . . –55 C to +125 C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . +260 C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . +300 C
Lead Temperature, Soldering
= +25 C unless otherwise noted)
JA
JA
JA
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215 C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220 C
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 130 C/W
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 125 C/W
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 170 C/W
A, B
Versions
50
60
30
50
10
100
1, 2
S
Version
50
70
40
60
10
100
(V
DD
= +5 V, AGND = DGND = 0 V, REF IN = +2.5 V)
DD
DD
DD
+ 0.3 V
+ 0.3 V
+ 0.3 V
17 V
Units
ns min
ns min
ns min
ns max
ns min
ns max
–3–
Figure 1. Load Circuit for Access Time and Bus
Relinquish Time
5
, quoted in the timing characteristics is the true bus relinquish time
Test Conditions/Comments
CONVST Pulse Width
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
Bus Relinquish Time after Falling Edge of SCLK
OUTPUT
PIN
TO
50pF
WARNING!
1.6mA
200µA
ESD SENSITIVE DEVICE
AD7893
+2.1V