AD835AR-REEL Analog Devices Inc, AD835AR-REEL Datasheet - Page 10

• Manufacturer Part Number: AD835AR-REEL
• Description: IC,Analog Multiplier,BIPOLAR,SOP,8PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of AD835AR-REEL

• Rohs Status: RoHS non-compliant
• Function: Analog Multiplier
• Number Of Bits/stages: 4-Quadrant
• Package / Case: 8-SOIC (3.9mm Width)

AD835
THEORY OF OPERATION
The AD835 is a four-quadrant, voltage output analog multiplier,
fabricated on an advanced dielectrically isolated complementary
bipolar process. In its basic mode, it provides the linear product
of its X and Y voltage inputs. In this mode, the −3 dB output
voltage bandwidth is 250 MHz (with small signal rise time of 1 ns).
Full-scale (−1 V to +1 V) rise to fall times are 2.5 ns (with a
standard R
same conditions is typically 20 ns.
As in earlier multipliers from Analog Devices a unique
summing feature is provided at the Z input. As well as providing
independent ground references for the input and the output and
enhanced versatility, this feature allows the AD835 to operate
with voltage gain. Its X-, Y-, and Z-input voltages are all
nominally ±1 V FS, with an overrange of at least 20%. The
inputs are fully differential at high impedance (100 kΩ||2 pF)
and provide a 70 dB CMRR (f ≤ 1 MHz).
The low impedance output is capable of driving loads as small
as 25 Ω. The peak output can be as large as ±2.2 V minimum
for R
has much lower noise than the
attractive in low level, signal processing applications, for
example, as a wideband gain control element or modulator.
BASIC THEORY
The multiplier is based on a classic form, having a translinear core,
supported by three (X, Y, and Z) linearized voltage-to-current
converters, and the load driving output amplifier. The scaling
voltage (the denominator U in the equations) is provided by a
band gap reference of novel design, optimized for ultralow noise.
Figure 19 shows the functional block diagram.
In general terms, the AD835 provides the function
where the variables W, U, X, Y, and Z are all voltages. Connected as
a simple multiplier, with X = X1 − X2, Y = Y1 − Y2, and Z = 0
and with a scale factor adjustment (see Figure 19) that sets U = 1 V,
the output can be expressed as
Simplified representations of this sort, where all signals are
presumed expressed in V, are used throughout this data sheet to
W = XY
L
W
= 150 Ω, or ±2.0 V minimum into R
=
(
X1
X2
Y1
Y2
L
X
of 150 Ω), and the settling time to 0.1% under the
1
−
X
Figure 19. Functional Block Diagram
2
U
)(
Y = Y1 – Y2
X = X1 – X2
Y
1
−
XY
Z INPUT
Y
+
+
2
)
+
XY + Z
AD534
Z
AD835
X1
or AD734, making it
L
= 50 Ω. The AD835
W OUTPUT
Rev. D | Page 10 of 16
(1)
(2)
avoid the needless use of less intuitive subscripted variables
(such as, V
For example, the input X can either be stated as being in the −1 V
to +1 V range or simply –1 to +1. The latter representation is found
to facilitate the development of new functions using the AD835.
The explicit inclusion of the denominator, U, is also less helpful, as
in the case of the AD835, if it is not an electrical input variable.
SCALING ADJUSTMENT
The basic value of U in Equation 1 is nominally 1.05 V. Figure 20,
which shows the basic multiplier connections, also shows how
the effective value of U can be adjusted to have any lower
voltage (usually 1 V) through the use of a resistive divider
between W (Pin 5) and Z (Pin 4). Using the general resistor
values shown, Equation 1can be rewritten as
where Z' is distinguished from the signal Z at Pin 4. It follows that
In this way, the effective value of U can be modified to
without altering the scaling of the Z' input, which is expected because
the only ground reference for the output is through the Z' input.
Therefore, to set U' to 1 V, remembering that the basic value of
U is 1.05 V, R1 must have a nominal value of 20 × R2. The values
shown allow U to be adjusted through the nominal range of
0.95 V to 1.05 V. That is, R2 provides a 5% gain adjustment.
In many applications, the exact gain of the multiplier may not
be very important; in which case, this network may be omitted
entirely, or R2 fixed at 100 Ω.
U ’ = (1 − k)U
W
W
=
=
X
Y
(
XY
1
X1
U
−
XY
). All variables as being normalized to 1 V.
X1
Y1
k
8
1
+
)
U
kW
Figure 20. Multiplier Connections
+
X2
Y2
7
2
AD835
+
Z
FB
FB
(
'
1
+5V
–5V
VN
VP
−
6
3
k
0.01μF CERAMIC
4.7μF TANTALUM
4.7μF TANTALUM
)
0.01μF CERAMIC
Z
W
'
5
Z
4
Z
1
R1 = (1–k) R
2kΩ
R2 = kR
200Ω
W
(3)
(4)
(5)