AD9231BCPZRL7-65 Analog Devices Inc, AD9231BCPZRL7-65 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9231BCPZRL7-65
Manufacturer Part Number
AD9231BCPZRL7-65
Description
12 Bit, 65 MSPS Low Power Dual ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9231BCPZRL7-20.pdf
(36 pages)
Specifications of AD9231BCPZRL7-65
Number Of Bits
12
Sampling Rate (per Second)
65M
Data Interface
Serial, SPI™
Number Of Converters
2
Power Dissipation (max)
143.8mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Addr
(Hex)
Digital Feature Control
0x100
0x101
MEMORY MAP REGISTER DESCRIPTIONS
For additional information about functions controlled in
Register 0x00 to Register 0xFF, see the AN-877 Application
Note, Interfacing to High Speed ADCs via SPI.
Sync Control (Register 0x100)
Bits[7:3]—Reserved
Bit 2—Clock Divider Next Sync Only
If the master sync enable bit (Address 0x100, Bit 0) and the
clock divider sync enable bit (Address 0x100, Bit 1) are high,
Bit 2 allows the clock divider to sync to the first sync pulse it
receives and to ignore the rest. The clock divider sync enable
bit (Address 0x100, Bit 1) resets after it syncs.
Bit 1—Clock Divider Sync Enable
Bit 1 gates the sync pulse to the clock divider. The sync signal
is enabled when Bit 1 and Bit 0 are high and the device is
operating in continuous sync mode as long as Bit 2 of the
sync control is low.
Bit 0—Master Sync Enable
Bit 0 must be high to enable any of the sync functions.
Register
Name
Sync control
(global)
USR2
Bit 7
(MSB)
Open
Enable
OEB
Pin 47
(local)
Bit 6
Open
Open
Bit 5
Open
Open
Rev. A | Page 33 of 36
Open
Open
Bit 4
Bit 3
Open
Enable
GCLK
detect
USR2 (Register 0x101)
Bit 7—Enable OEB Pin 47
Normally set high, this bit allows Pin 47 to function as the
output enable. If it is set low, it disables Pin 47.
Bit 3—Enable GCLK Detect
Normally set high, this bit enables a circuit that detects encode
rates below about 5 MSPS. When a low encode rate is detected
an internal oscillator, GCLK, is enabled ensuring the proper
operation of several circuits. If set low the detector is disabled.
Bit 2—Run GCLK
This bit enables the GCLK oscillator. For some applications
with encode rates below 10 MSPS, it may be preferable to set
this bit high to supersede the GCLK detector.
Bit 0—Disable SDIO Pull-Down
This bit can be set high to disable the internal 30 kΩ pull-down
on the SDIO pin, which can be used to limit the loading when
many devices are connected to the SPI bus.
Bit 2
Clock
divider
next
sync
only
Run
GCLK
Bit 1
Clock
divider
sync
enable
Open
Bit 0
(LSB)
Master
sync
enable
Disable
SDIO
pull-
down
Default
Value
(Hex)
0x01
0x88
Comments
Enables internal
oscillator for clock
rates < 5 MHz
AD9231