AD9518-1BCPZ-REEL7 Analog Devices Inc, AD9518-1BCPZ-REEL7 Datasheet - Page 6
![IC,Six Distributed-Output Clock Driver,LLCC,48PIN,PLASTIC](/photos/6/50/65022/cp-48-8_sml.jpg)
AD9518-1BCPZ-REEL7
Manufacturer Part Number
AD9518-1BCPZ-REEL7
Description
IC,Six Distributed-Output Clock Driver,LLCC,48PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9518-1ABCPZ-RL7.pdf
(64 pages)
Specifications of AD9518-1BCPZ-REEL7
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
LVPECL
Number Of Circuits
1
Ratio - Input:output
1:6
Differential - Input:output
Yes/Yes
Frequency - Max
2.65GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Frequency-max
2.65GHz
Function
Clock Generator
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Package Type
LFCSP EP
Pin Count
48
Mounting
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9518-1/PCBZ - BOARD EVAL FOR AD9518-1
Lead Free Status / Rohs Status
Compliant
AD9518-1
CLOCK INPUTS
Table 3.
Parameter
CLOCK INPUTS (CLK, CLK)
1
CLOCK OUTPUTS
Table 4.
Parameter
LVPECL CLOCK OUTPUTS
TIMING CHARACTERISTICS
Table 5.
Parameter
LVPECL
PROPAGATION DELAY, t
OUTPUT SKEW, LVPECL OUTPUTS
1
Below about 1 MHz, the input should be dc-coupled. Care should be taken to match V
This is the difference between any two similar delay paths while operating at the same voltage and temperature.
OUT0, OUT1, OUT2, OUT3, OUT4, OUT5
Input Frequency
Input Sensitivity, Differential
Input Common-Mode Range, V
Input Sensitivity, Single-Ended
Input Resistance
Input Capacitance
Output Rise Time, t
Output Fall Time, t
OUTPUT
High Frequency Clock Distribution
Clock Distribution Configuration
Variation with Temperature
LVPECL Outputs That Share the Same
LVPECL Outputs on Different Dividers
All LVPECL Outputs Across Multiple Parts
Input Level, Differential
Input Common-Mode Voltage, V
Output Frequency, Maximum
Output High Voltage (V
Output Low Voltage (V
Output Differential Voltage (V
Configuration
Divider
FP
RP
PECL
OL
, CLK-TO-LVPECL
OH
)
)
OD
1
CMR
CM
)
Min
0
0
1.3
1.3
3.9
Min
2950
V
V
550
Min
835
773
1
1
S
S
− 1.12
− 2.03
Typ
150
1.57
150
4.7
2
Typ
V
V
790
Typ
70
70
995
933
0.8
5
13
Rev. A | Page 6 of 64
S
S
− 0.98
− 1.77
Max
2.4
1.6
2
1.8
1.8
5.7
CM
Max
V
V
980
Max
180
180
1180
1090
15
40
220
S
S
.
− 0.84
− 1.49
Unit
GHz
GHz
mV p-p
V p-p
V
V
mV p-p
kΩ
pF
Unit
MHz
V
V
mV
Unit
ps
ps
ps
ps
ps/°C
ps
ps
ps
20% to 80%, measured differentially
80% to 20%, measured differentially
See Figure 27
Test Conditions/Comments
Differential input
High frequency distribution (VCO divider)
Distribution only (VCO divider bypassed)
Measured at 2.4 GHz; jitter performance is
improved with slew rates > 1 V/ns
Larger voltage swings may turn on the
protection diodes and may degrade jitter
performance
Self-biased; enables ac coupling
With 200 mV p-p signal applied; dc-coupled
CLK ac-coupled; CLK ac-bypassed to RF ground
Self-biased
Test Conditions/Comments
Termination = 50 Ω to V
Differential (OUT, OUT)
Using direct to output; see Figure 16
Test Conditions/Comments
Termination = 50 Ω to V
See Figure 29
S
− 2 V; level = 810 mV
S
− 2 V