AD9640-125EBZ Analog Devices Inc, AD9640-125EBZ Datasheet - Page 45
![14Bit 125MspsDual 1.8V PB Free ADC](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9640-125EBZ
Manufacturer Part Number
AD9640-125EBZ
Description
14Bit 125MspsDual 1.8V PB Free ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9640ABCPZ-80.pdf
(52 pages)
Specifications of AD9640-125EBZ
Design Resources
Interfacing ADL5534 to AD9640 High Speed ADC (CN0049)
Number Of Adc's
2
Number Of Bits
14
Sampling Rate (per Second)
125M
Data Interface
Serial
Inputs Per Adc
1 Differential
Input Range
2 Vpp
Power (typ) @ Conditions
910mW @ 125MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9640
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9640-150EBZ - BOARD EVALUATION AD9640 150MSPS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Addr
(Hex)
0x10C
0x10D
0x10E
0x10F
0x110
0x111
0x112
0x113
0x114
0x115
0x116
0x117
0x118
0x119
Register
Name
Signal Monitor
DC Correction
Control
(Global)
Signal Monitor
DC Value
Channel A
Register 0
(Global)
Signal Monitor
DC Value
Channel A
Register 1
(Global)
Signal Monitor
DC Value
Channel B
Register 0
(Global)
Signal Monitor
DC Value
Channel B
Register 1
(Global)
Signal Monitor
SPORT Control
(Global)
Signal Monitor
Control
(Global)
Signal Monitor
Period
Register 0
(Global)
Signal Monitor
Period
Register 1
(Global)
Signal Monitor
Period
Register 2
(Global)
Signal Monitor
Result
Channel A
Register 0
(Global)
Signal Monitor
Result
Channel A
Register 1
(Global)
Signal Monitor
Result
Channel A
Register 2
(Global)
Signal Monitor
Result
Channel B
Register 0
(Global)
Bit 7
(MSB)
Open
Open
Open
Open
Complex
power
calculation
mode
enable
Open
Bit 6
DC
correction
freeze
Open
Open
RMS/MS
magnitude
output
enable
Open
Open
Bit 5
Peak
power
output
enable
Open
Open
Signal Monitor Result Channel A[15:8]
Signal Monitor Result Channel A[7:0]
Signal Monitor Result Channel B[7:0]
DC Correction Bandwidth[3:0]
Signal Monitor Period[23:16]
Signal Monitor Period[15:8]
Signal Monitor Period[7:0]
DC Value Channel A[7:0]
DC Value Channel B[7:0]
Bit 4
Threshold
crossing
output
enable
Open
Open
Rev. B | Page 45 of 52
DC Value Channel A[13:8]
DC Value Channel B[13:8]
Bit 3
1 = ms
mode
rms
MS
0 =
01 = divide by 2
10 = divide by 4
11 = divide by 8
00 = undefined
SPORT SMI
CLK divide
Signal Monitor Value Channel A[19:16]
Bit 2
00 = RMS/MS Magnitude
01 = peak power
1x = threshold count
Signal monitor mode
Bit 1
DC
correction
for signal
path
enable
SPORT
SMI SCLK
sleep
Bit 0
(LSB)
DC
correction
for SM
enable
Signal
monitor
SPORT
output
enable
Signal
monitor
enable
Default
Value
(Hex)
0x00
0x04
0x00
0x40
0x00
0x00
AD9640
Default
Notes/
Comments
Read only
Read only
Read only
Read only
In ADC clock
cycles
In ADC clock
cycles
In ADC clock
cycles
Read only
Read only
Read only
Read only