AD9706-EBZ Analog Devices Inc, AD9706-EBZ Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9706-EBZ
Manufacturer Part Number
AD9706-EBZ
Description
12-BIT Low Power TxDAC DAC IC
Manufacturer
Analog Devices Inc
Series
TxDAC®r
Datasheet
1.AD9704BCPZ.pdf
(52 pages)
Specifications of AD9706-EBZ
Number Of Dac's
1
Number Of Bits
12
Outputs And Type
1, Differential
Sampling Rate (per Second)
175M
Data Interface
Serial
Settling Time
11ns
Dac Type
Current
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9706
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
AD9707
Table 9. AD9707 Pin Function Descriptions
Pin No.
27
28 to 32, 1,
2, 4 to 8
9
25
23
24
22
20
21
18
19
17
16
15
14
13
12
11
10, 26
3
DB13 (MSB)
DB12 to DB1
DB0 (LSB)
SLEEP/CSB
REFIO
FS ADJ
ACOM
IOUTB
IOUTA
AVDD
OTCM
PIN/SPI/RESET
MODE/SDIO
CMODE/SCLK
CLKCOM
CLK−
CLK+
CLKVDD
DCOM
DVDD
Mnemonic
Description
Most Significant Data Bit (MSB).
Least Significant Data Bit (LSB).
In pin mode, active high powers down chip.
In SPI mode, this pin is the serial port chip select (active low).
Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.0 V reference
output when internal reference is activated. Requires a 0.1 μF capacitor to ACOM when internal reference is
activated.
Analog Common.
Analog Supply Voltage (1.7 V to 3.6 V).
Adjustable Output Common Mode. Refer to the Theory of Operation section for details.
Selects SPI mode or pin mode operation. Active high for pin mode operation. Active low for SPI mode
operation. Pulse high to reset SPI registers to default values.
In pin mode, this selects the input data format. Connect to DCOM for straight binary, DVDD for twos complement.
In SPI mode, this pin acts as SPI data input/output.
In pin mode, this pin selects the clock input type. Connect to CLKCOM for single-ended clock receiver
(drive CLK+ and float CLK–). Connect to CLKVDD for differential receiver.
In SPI mode, this pin is the serial data clock input.
Clock Common.
Clock Supply Voltage (1.7 V to 3.6 V).
Digital Common.
Digital Supply Voltage (1.7 V to 3.6 V).
Data Bit 12 to Data Bit 1.
Full-Scale Current Output Adjust.
Complementary DAC Current Output. Full-scale current is sourced when all data bits are 0s.
DAC Current Output. Full-scale current is sourced when all data bits are 1s.
Negative Differential Clock Input.
Positive Differential Clock Input.
DVDD
DB7
DB6
DB5
DB4
DB3
DB2
DB1
1
2
3
4
5
6
7
8
Figure 3. AD9707 Pin Configuration
(Not to Scale)
PIN 1
INDICATOR
Rev. A | Page 11 of 52
AD9707
TOP VIEW
24
23
22
21
20
19
18
17
FS ADJ
REFIO
ACOM
IOUTA
IOUTB
OTCM
AVDD
PIN/SPI/RESET
AD9704/AD9705/AD9706/AD9707