AD977AR Analog Devices Inc, AD977AR Datasheet - Page 6

• Manufacturer Part Number: AD977AR
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc

Specifications of AD977AR

• Package/case: 20-SOIC
• Features: 16?Bit, 100kSPS, BiCMOS ADC
• Interface Type: Serial
• Leaded Process Compatible: No
• Number Of Bits: 16
• Number Of Channels: 1
• Peak Reflow Compatible (260 C): No
• Rohs Status: RoHS non-compliant
• Sampling Rate (per Second): 100k
• Data Interface: Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 100mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SOIC (0.300", 7.50mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: EVAL-AD977CB - BOARD EVAL FOR AD977EVAL-AD977ACB - BOARD EVAL FOR AD977A
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

AD977/AD977A
Pin No.
DIP/SOIC
1, 3, 4
2
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Pin No.
SSOP
1, 3, 4
2
6
7
9
12
13
14
15
16
17
19
21
24
25
26
27
28
Mnemonic
R1
AGND1
CAP
REF
AGND2
SB/BTC
EXT/INT
DGND
SYNC
DATACLK
DATA
TAG
R/C
CS
BUSY
PWRD
V
V
ANA
DIG
IN
, R2
IN
, R3
IN
PIN FUNCTION DESCRIPTIONS
Analog Ground. Used as the ground reference point for the REF pin.
Analog Ground.
Serial data clock input or output, dependent upon the logic state of the EXT/INT
Description
Analog Input. Refer to Table I, Table II for input range configuration.
Reference buffer output. Connect a 2.2 µF tantalum capacitor between CAP and
Analog Ground.
Reference Input/Output. The internal 2.5 V reference is available at this pin.
Alternatively an external reference can be used to override the internal reference. In
either case, connect a 2.2 µF tantalum capacitor between REF and Analog Ground.
This digital input is used to select the data format of a conversion result. With SB/BTC
tied LOW, conversion data will be output in Binary Two’s Complement format. With
SB/BTC connected to a logic HIGH, data is output in Straight Binary format.
Digital select input for choosing the internal or an external data clock. With EXT/INT
tied LOW, after initiating a conversion, 16 DATACLK pulses transmit the previous
conversion result as shown in Figure 3. With EXT/INT set to a logic HIGH, output
data is synchronized to an external clock signal connected to the DATACLK input.
Data is output as indicated in Figure 4 through Figure 9.
Digital Ground.
Digital output frame synchronization for use with an external data clock
(EXT/INT = Logic HIGH). When a read sequence is initiated, a pulse one
DATACLK period wide is output synchronous to the external data clock.
pin. When using the internal data clock (EXT/INT = Logic LOW), a conversion
start sequence will initiate transmission of 16 DATACLK periods. Output data is
synchronous to this clock and is valid on both its rising and falling edges (Figure 3).
When using an external data clock (EXT/INT = Logic HIGH), the CS and R/C
signals control how conversion data is accessed.
The serial data output is synchronized to DATACLK. Conversion results are
stored in an on-chip register. The AD977 provides the conversion result, MSB first,
from its internal shift register. The DATA format is determined by the logic level of
SB/BTC. When using the internal data clock (EXT/INT = Logic LOW), DATA is
valid on both the rising and falling edges of DATACLK. Between conversions
DATA will remain at the level of the TAG input when the conversion was started.
Using an external data clock (EXT/INT = Logic HIGH) allows previous conversion
data to be accessed during a conversion (Figures 5, 7 and 9) or the conversion
result can be accessed after the completion of a conversion (Figures 4, 6 and 8).
This digital input can be used with an external data clock, (EXT/INT = Logic
HIGH) to daisy chain the conversion results from two or more AD977s onto a
single DATA line. The digital data level on TAG is output on DATA with a delay
of 16 or 17 external DATACLK periods after the initiation of the read sequence.
Dependent on whether a SYNC is not present or present.
Read/Convert Input. Is used to control the conversion and read modes of the
AD977. With CS LOW; a falling edge on R/C holds the analog input signal inter-
nally and starts a conversion, a rising edge enables the transmission of the conver-
sion result.
Chip Select Input. With R/C LOW, a falling edge on CS will initiate a conversion.
With R/C HIGH, a falling edge on CS will enable the serial data output sequence.
Busy Output. Goes LOW when a conversion is started, and remains LOW until the
conversion is completed and the data is latched into the on-chip shift register.
Power-Down Input. When set to a logic HIGH power consumption is reduced and
conversions are inhibited. The conversion result from the previous conversion is
stored in the onboard shift register.
Analog Power Supply. Nominally 5 V.
Digital Power Supply. Nominally 5 V.