ADE7166ASTZF16-RL Analog Devices Inc, ADE7166ASTZF16-RL Datasheet - Page 38
![IC,Power Metering,QFP,64PIN,PLASTIC](/photos/6/60/66065/505-64-lqfp_sml.jpg)
ADE7166ASTZF16-RL
Manufacturer Part Number
ADE7166ASTZF16-RL
Description
IC,Power Metering,QFP,64PIN,PLASTIC
Manufacturer
Analog Devices Inc
Datasheet
1.ADE7169ASTZF16.pdf
(152 pages)
Specifications of ADE7166ASTZF16-RL
Applications
Energy Measurement
Core Processor
8052
Program Memory Type
FLASH (16 kB)
Controller Series
ADE71xx
Ram Size
512 x 8
Interface
I²C, SPI, UART
Number Of I /o
20
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADE7166ASTZF16-RL
Manufacturer:
KOA
Quantity:
50 000
Company:
Part Number:
ADE7166ASTZF16-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
3.3 V PERIPHERALS AND WAKE-UP EVENTS
Some of the 3.3 V peripherals are capable of waking the ADE7116/
ADE7156/ADE7166/ADE7169/ADE7566/ADE7569 from PSM2
mode. The events that can cause the devices to wake up from
PSM2 mode are listed in the Wake-Up Event column in Table 29.
Table 29. 3.3 V Peripherals and Wake-Up Events
3.3 V
Peripheral
Temperature
ADC
V
Power Supply
Management
RTC
I/O Ports
External
Reset
LCD
Scratch Pad
1
All I/O pins are treated as inputs. The weak pull-up on each I/O pin can be disabled individually in the Port 0 weak pull-up enable SFR (PINMAP0, Address 0xB2), Port 1
weak pull-up enable SFR (PINMAP1, Address 0xB3), and Port 2 weak pull-up enable SFR (PINMAP2, Address 0xB4) to decrease current consumption. The interrupts can
be enabled or disabled.
DCIN
ADC
1
Wake-
Up
Event
∆T
ΔV
PSR
Midnight
Alarm
INT0
INT1
Rx Edge
RESET
Wake-Up
Enable Bits
Maskable
Maskable
Nonmaskable
Nonmaskable
Maskable
INT0PRG = 1
INT1PRG = 11x
RXPROG[1:0] =
11
Nonmaskable
Flag
FVADC
PSR
Midnight
ALARM
PERIPH[7]
(RXFG)
Interrupt
Vector
IPSM
IRTC
IRTC
IE0
IE1
IPSM
Rev. B | Page 38 of 152
Comments
The temperature ADC can wake up the ADE7156/ADE7166/
ADE7169/ADE7566/ADE7569. A pending interrupt is generated
according to the description in the Temperature Measurement
section. This wake-up event can be disabled by disabling temperature
measurements in the temperature and supply delta SFR (DIFFPROG,
Address 0xF3) in PSM2 mode. The temperature interrupt needs to be
serviced and acknowledged prior to entering PSM2 mode.
The V
ADE7169/ADE7566/ADE7569. FVADC is set according to the
description in the External Voltage Measurement section. This wake-
up event can be disabled by clearing EVADC in the power manage-
ment interrupt enable SFR (IPSME, Address 0xEC); see Table 21. The
FVADC flag needs to be cleared prior to entering PSM2 mode.
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569 wake
up if the power supply is restored (if V
to V
(PERIPH, Address 0xF4), is set to indicate that V
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
wake up at midnight every day to update their calendars. The RTC
interrupt needs to be serviced and acknowledged prior to entering
PSM2 mode.
An alarm can be set to wake the ADE7116/ADE7156/ADE7166/
ADE7169/ADE7566/ADE7569 after the desired amount of time. The
RTC alarm is enabled by setting the ALARM bit in the RTC configur-
ation SFR (TIMECON, 0xA1). The RTC interrupt needs to be serviced
and acknowledged prior to entering PSM2 mode.
The edge of the interrupt is selected by the IT0 bit in the TCON SFR
(TCON, Address 0x88). The IE0 flag bit in the TCON SFR is not affected.
The Interrupt 0 interrupt needs to be serviced and acknowledged
prior to entering PSM2 mode.
The edge of the interrupt is selected by the IT1 bit in the TCON SFR
(TCON, Address 0x88). The IE1 flag bit in the TCON SFR is not affected.
The Interrupt 1 interrupt needs to be serviced and acknowledged
prior to entering PSM2 mode.
An Rx edge event occurs if a rising or falling edge is detected on the
Rx line. The UART RxD flag needs to be cleared prior to entering
PSM2 mode.
If the RESET pin is brought low while the ASE7116/ADE7156/
ADE7166/ADE7169/ADE7566/ADE7569 are in PSM2 mode, they
wake up to PSM1 mode.
The LCD can be enabled/disabled in PSM2 mode. The LCD data
memory remains intact.
The four SCRATCHx registers remain intact in PSM2 mode.
The interrupt flag associated with these events must be cleared
prior to executing instructions that put the ADE7116/ADE7156/
ADE7166/ADE7169/ADE7566/ADE7569 in PSM2 mode after
wake-up.
DD
DCIN
). The VSWSOURCE flag, Bit 6 of the peripheral configuration SFR
measurement can wake up the ADE7156/ADE7166/
SWOUT
switches to be connected
SWOUT
is connected to V
DD
.