ADN4668ARZ Analog Devices Inc, ADN4668ARZ Datasheet

no-image

ADN4668ARZ

Manufacturer Part Number
ADN4668ARZ
Description
LVDS Quad Receiver I.C.
Manufacturer
Analog Devices Inc
Type
Line Receiverr
Datasheet

Specifications of ADN4668ARZ

Number Of Drivers/receivers
0/4
Protocol
RS644
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
FEATURES
±15 kV ESD protection on receiver input pins
400 Mbps (200 MHz) switching rates
Flow-through pin configuration simplifies PCB layout
150 ps channel-to-channel skew (typical)
100 ps differential skew (typical)
2.7 ns maximum propagation delay
3.3 V power supply
High impedance outputs on power-down
Low power design (3 mW quiescent typical)
Interoperable with existing 5 V LVDS drivers
Accepts small swing (310 mV typical) differential
Supports open, short, and terminated input fail-safe
0 V to −100 mV threshold region
Conforms to TIA/EIA-644 LVDS standard
Industrial operating temperature range of −40°C to +85°C
Available in 16-lead surface-mount SOIC and 16-lead low
APPLICATIONS
Point-to-point data transmission
Multidrop buses
Clock distribution networks
Backplane receivers
GENERAL DESCRIPTION
The ADN4668 is a quad-channel CMOS, low voltage differential
signaling (LVDS) line receiver offering data rates of over 400 Mbps
(200 MHz) and ultralow power consumption. It features a flow-
through pin configuration for easy PCB layout and separation
of input and output signals.
The device accepts low voltage (310 mV typical) differential
input signals and converts them to a single-ended, 3 V TTL/CMOS
logic level.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
input signal levels
profile TSSOP package
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The ADN4668 also offers active-high and active-low enable/disable
inputs (EN and EN ) that control all four receivers. They disable
the receivers and switch the outputs to a high impedance state.
This high impedance state allows the outputs of one or more
ADN4668s to be multiplexed together and reduces the quies-
cent power consumption to 3 mW typical.
The ADN4668 and its companion driver, the ADN4667, offer
a new solution to high speed, point-to-point data transmission
and a low power alternative to emitter-coupled logic (ECL) or
positive emitter-coupled logic (PECL).
Differential Line Receiver
FUNCTIONAL BLOCK DIAGRAM
R
R
R
R
R
R
R
R
IN1+
IN2+
IN3+
IN4+
IN1–
IN2–
IN3–
IN4–
EN
EN
3 V LVDS Quad CMOS
ADN4668
©2008 Analog Devices, Inc. All rights reserved.
Figure 1.
GND
V
CC
R1
R2
R3
R4
ADN4668
R
R
R
R
OUT1
OUT2
OUT3
OUT4
www.analog.com

Related parts for ADN4668ARZ

ADN4668ARZ Summary of contents

Page 1

FEATURES ±15 kV ESD protection on receiver input pins 400 Mbps (200 MHz) switching rates Flow-through pin configuration simplifies PCB layout 150 ps channel-to-channel skew (typical) 100 ps differential skew (typical) 2.7 ns maximum propagation delay 3.3 V power supply ...

Page 2

ADN4668 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 AC Characteristics ........................................................................ 4 Test Circuits and Waveforms ...................................................... 4 Absolute Maximum Ratings ............................................................ ...

Page 3

SPECIFICATIONS GND, all specifications Table 1. Parameter LVDS INPUTS ( INx+ INx− Differential Input High Threshold Differential Input ...

Page 4

ADN4668 AC CHARACTERISTICS GND, all specifications Table 2. 5 Parameter Differential Propagation Delay, High-to-Low, t Differential Propagation Delay, Low-to-High, t Differential Pulse Skew |t − ...

Page 5

R INx+ R INx– EN SIGNAL GENERATOR 50Ω EN NOTES 1. C INCLUDES LOAD AND TEST JIG CAPACITANCE CONNECTED TO V FOR CONNECTED TO GND FOR Figure 4. Test Circuit for Receiver Enable/Disable Delay ...

Page 6

ADN4668 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter V to GND CC Input Voltage ( GND INx+ INx− Enable Input Voltage (EN, EN) to GND Output Voltage ( ...

Page 7

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 4. Pin Function Descriptions Pin No. Mnemonic Description 1 R Receiver Channel 1 Inverting Input. When this input is more negative than R IN1− more positive than Receiver Channel 1 Noninverting ...

Page 8

ADN4668 TYPICAL PERFORMANCE CHARACTERISTICS 3 –400µA LOAD 3 25° 200mV ID 3.4 3.3 3.2 3.1 3.0 2.9 3.0 3.1 3.2 3.3 POWER SUPPLY VOLTAGE, V Figure 7. Output High Voltage, V vs. Power ...

Page 9

FREQ = 200MHz 92.5 ALL CHANNELS SWITCHING 92.0 91.5 91.0 90.5 90.0 –40 – AMBIENT TEMPERATURE Figure 13. Power Supply Current, I vs. Ambient Temperature 2. ...

Page 10

ADN4668 3. 200mV ID 60 FREQ = 200MHz C = 15pF –20 –40 –60 –80 –40 – AMBIENT TEMPERATURE, T Figure 19. Differential Skew, t vs. Ambient Temperature, ...

Page 11

THEORY OF OPERATION The ADN4668 is a quad-channel line receiver for low voltage differential signaling. It takes a differential input signal of 310 mV typical and converts it into a single-ended 3 V TTL/ CMOS logic signal. A differential current ...

Page 12

... PIN 1 0.15 0.05 ORDERING GUIDE Model Temperature Range 1 ADN4668ARZ −40°C to +85°C 1 ADN4668ARZ-REEL7 −40°C to +85°C 1 ADN4668ARUZ −40°C to +85°C 1 ADN4668ARUZ-REEL7 −40°C to +85° RoHS Compliant Part. ©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners ...

Related keywords