ADUC7021BCPZ62-RL Analog Devices Inc, ADUC7021BCPZ62-RL Datasheet - Page 62
![IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,LLCC,40PIN,PLASTIC](/photos/6/50/65062/505-40-lfcsp_sml.jpg)
ADUC7021BCPZ62-RL
Manufacturer Part Number
ADUC7021BCPZ62-RL
Description
IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,LLCC,40PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.USB-I2CLIN-CONV-Z.pdf
(96 pages)
Specifications of ADUC7021BCPZ62-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
44MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
PLA, PWM, PSM, Temp Sensor, WDT
Number Of I /o
13
Program Memory Size
62KB (62K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
40-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADuC7019/20/21/22/24/25/26/27/28/29
The GDCLK value can range from 0 to 255, corresponding to a
programmable chopping frequency rate of 40.8 kHz to 10.44 MHz
for a 41.78 MHz core frequency. The gate drive features must be
programmed before operation of the PWM controller and are
typically not changed during normal operation of the PWM
controller. Following a reset, all bits of the PWMCFG register
are cleared so that high frequency chopping is disabled, by default.
PWM Shutdown
In the event of external fault conditions, it is essential that the
PWM system be instantaneously shut down in a safe fashion. A
low level on the PWM
asynchronous (independent of the MicroConverter core clock)
shutdown of the PWM controller. All six PWM outputs are
placed in the off state, that is, in low state. In addition, the
PWMSYNC pulse is disabled. The PWM
pull-down resistor to disable the PWM if the pin becomes
disconnected. The state of the PWM
Bit 3 of the PWMSTA register.
If a PWM shutdown command occurs, a PWMTRIP interrupt is
generated, and internal timing of the 3-phase timing unit of the
PWM controller is stopped. Following a PWM shutdown, the
PWM can be reenabled (in a PWMTRIP interrupt service
routine, for example) only by writing to all of the PWMDAT0,
PWMCH0, PWMCH1, and PWMCH2 registers. Provided that
the external fault is cleared and the PWMTRIP is returned to a
high level, the internal timing of the 3-phase timing unit
resumes, and new duty-cycle values are latched on the next
PWMSYNC boundary.
Note that the PWMTRIP interrupt is available in IRQ only,
and the PWMSYNC interrupt is available in FIQ only. Both
interrupts share the same bit in the interrupt controller.
Therefore, only one of the interrupts can be used at a time.
See the Interrupt System section for further details.
0H
0L
Figure 62. Typical PWM Signals with High Frequency Gate Chopping
2 × PWMDAT1
Enabled on Both High-Side and Low-Side Switches
PWMDAT0
4 × (GDCLK + 1) ×
TRIP
PWMCH0
pin provides an instantaneous,
t
CORE
PWMCH0
TRIP
pin can be read from
TRIP
PWMDAT0
pin has an internal
2 × PWMDAT1
Rev. C | Page 62 of 96
PWM MMRs Interface
The PWM block is controlled via the MMRs described in
this section.
Table 66. PWMCON Register
Name
PWMCON
PWMCON is a control register that enables the PWM and
chooses the update rate.
Table 67. PWMCON MMR Bit Descriptions
Bit
7:5
4
3
2
1
0
Table 68. PWMSTA Register
Name
PWMSTA
PWMSTA reflects the status of the PWM.
Table 69. PWMSTA MMR Bit Descriptions
Bit
15:10
9
8
3
2:1
0
Name
PWM_SYNCSEL
PWM_EXTSYNC
PWMDBL
PWM_SYNC_EN
PWMEN
Name
PWMSYNCINT
PWMTRIPINT
PWMTRIP
PWMPHASE
Address
0xFFFFFC00
Address
0xFFFFFC04
Description
Reserved.
External sync select. Set to use external
sync. Cleared to use internal sync.
External sync select. Set to select
external synchronous sync signal.
Cleared for asynchronous sync signal.
Double update mode. Set to 1 by user
to enable double update mode.
Cleared to 0 by the user to enable
single update mode.
PWM synchronization enable. Set by
user to enable synchronization. Cleared
by user to disable synchronization.
PWM enable bit. Set to 1 by user to
enable the PWM. Cleared to 0 by user
to disable the PWM. Also cleared
automatically with PWMTRIP
(PWMSTA MMR).
Description
Reserved.
PWM sync interrupt bit. Writing a 1 to
this bit clears this interrupt.
PWM trip interrupt bit. Writing a 1 to
this bit clears this interrupt.
Raw signal from the PWM
Reserved.
PWM phase bit. Set to 1 by the Micro-
Converter when the timer is counting
down (first half). Cleared to 0 by the
MicroConverter when the timer is
counting up (second half).
Default Value
0x0000
Default Value
0x0000
TRIP
Access
R/W
Access
R/W
pin.