ADUC7024BSTZ62-RL Analog Devices Inc, ADUC7024BSTZ62-RL Datasheet - Page 51
![IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,QFP,64PIN,PLASTIC](/photos/6/60/66065/505-64-lqfp_sml.jpg)
ADUC7024BSTZ62-RL
Manufacturer Part Number
ADUC7024BSTZ62-RL
Description
IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,QFP,64PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.USB-I2CLIN-CONV-Z.pdf
(96 pages)
Specifications of ADUC7024BSTZ62-RL
Design Resources
Sensing Low-g Acceleration Using ADXL345 Digital Accelerometer Connected to ADuC7024 (CN0133)
Core Processor
ARM7
Core Size
16/32-Bit
Speed
44MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
PLA, PWM, PSM, Temp Sensor, WDT
Number Of I /o
30
Program Memory Size
62KB (62K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 10x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7024BSTZ62-RL
Manufacturer:
VISHAY
Quantity:
120
Company:
Part Number:
ADUC7024BSTZ62-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Reset Operation
There are four kinds of reset: external, power-on, watchdog
expiration, and software force. The RSTSTA register indicates
the source of the last reset, and RSTCLR allows clearing of the
RSTSTA register. These registers can be used during a reset
exception service routine to identify the source of the reset.
If RSTSTA is null, the reset is external.
Table 44. REMAP Register
Name
REMAP
1
Table 45. REMAP MMR Bit Designations
Bit
4
3
2:1
0
Depends on the model.
Name
Remap
Address
0xFFFF0220
Description
Read-only bit. Indicates the size of the Flash/EE
memory available. If this bit is set, only 32 kB of
Flash/EE memory is available.
Read-only bit. Indicates the size of the SRAM
memory available. If this bit is set, only 4 kB of
SRAM is available.
Reserved.
Remap bit. Set by user to remap the SRAM to
Address 0x00000000. Cleared automatically
after reset to remap the Flash/EE memory to
Address 0x00000000.
Default Value
0xXX
1
Access
R/W
Rev. C | Page 51 of 96
Table 46. RSTSTA Register
Name
RSTSTA
Table 47. RSTSTA MMR Bit Designations
Bit
7:3
2
1
0
RSTCLR Table 48. Register
Name
RSTCLR
Note that to clear the RSTSTA register, the user must write 0x07
to the RSTCLR register.
ADuC7019/20/21/22/24/25/26/27/28/29
Description
Reserved.
Software reset. Set by user to force a software reset.
Cleared by setting the corresponding bit in RSTCLR.
Watchdog timeout. Set automatically when a watchdog
timeout occurs. Cleared by setting the corresponding
bit in RSTCLR.
Power-on reset. Set automatically when a power-on
reset occurs. Cleared by setting the corresponding bit
in RSTCLR.
Address
0xFFFF0230
Address
0xFFFF0234
Default Value
0x01
Default Value
0x00
Access
R/W
Access
W