CY7C057V-15BBXC Cypress Semiconductor Corp, CY7C057V-15BBXC Datasheet - Page 14
![CY7C057V-15BBXC](/photos/28/21/282118/172-lfbga_sml.jpg)
CY7C057V-15BBXC
Manufacturer Part Number
CY7C057V-15BBXC
Description
CY7C057V-15BBXC
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C057V-15BBC.pdf
(26 pages)
Specifications of CY7C057V-15BBXC
Format - Memory
RAM
Memory Type
SRAM - Dual Port, Asynchronous
Memory Size
1.152M (32K x 36)
Speed
15ns
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
172-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C057V-15BBXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
CY7C057V-15BBXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Waveforms
Document #: 38-06055 Rev. *E
Notes
39. CE
40. I/O
41. Semaphores are reset (available to both ports) at cycle start.
42. If t
A
A
A
SPS
0
0R
0R
0
0L
–A
SEM
SEM
SEM
= HIGH and CE
R/W
R/W
I/O
R/W
–A
OE
–A
= I/O
is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.
2
0
2R
2L
R
R
L
L
0L
= LOW (request semaphore); CE
1
= LOW for the duration of the above timing (both write and read cycle).
t
SA
(continued)
VALID ADRESS
Timing Diagram of Semaphore Contention
Semaphore Read After Write Timing, Either Side
t
AW
WRITE CYCLE
t
t
0R
PWE
SCE
= CE
t
SD
DATA
t
MATCH
SPS
MATCH
0L
t
IN
= HIGH and CE
HA
VALID
t
HD
t
SWRD
1R
= CE
1L
=LOW.
t
SOP
t
SOP
READ CYCLE
t
SAA
VALID ADRESS
t
DOE
t
ACE
[40, 41, 42]
[39]
DATA
OUT
VALID
t
OHA
CY7C056V
CY7C057V
Page 14 of 26
[+] Feedback