DSPIC33FJ12MC202T-I/SO Microchip Technology, DSPIC33FJ12MC202T-I/SO Datasheet - Page 275

• Manufacturer Part Number: DSPIC33FJ12MC202T-I/SO
• Description: 12KB, Flash, 1024bytes-RAM, 40MIPS, 21I/O, 16-bit Family,nanoWatt,MotorControl 2
• Manufacturer: Microchip Technology
• Series: dsPIC™ 33Fr

Specifications of DSPIC33FJ12MC202T-I/SO

• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 40 MIPs
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 6x10b/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC164339 - MODULE SKT FOR PM3 28SOICDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: DSPIC33FJ12MC202T-I/SOTR

TABLE 25-1:
© 2009 Microchip Technology Inc.
Section 9.0 “I/O Ports”
Section 13.0 “Output Compare”
Section 14.0 “Motor Control
PWM Module”
Section 15.0 “Quadrature
Encoder Interface (QEI) Module”
Section 16.0 “Serial Peripheral
Interface (SPI)”
Section Name
MAJOR SECTION UPDATES
Added paragraph and Table 9-1 to Section 9.1.1 “Open-Drain Configuration”,
which provides details on I/O pins and their functionality.
Removed the following sections, which are now available in the related section
of the dsPIC33F Family Reference Manual:
• 9.4.2 “Available Peripherals”
• 9.4.3.3 “Mapping”
• 9.4.5 “Considerations for Peripheral Pin Selection”
Replaced sections 13.1, 13.2, and 13.3 and related figures and tables with
entirely new content.
Removed the following sections, which are now available in the related section
of the dsPIC33F Family Reference Manual:
• 14.3 “PWM Time Base
• 14.4 “PWM Period”
• 14.5 “Edge-Aligned PWM”
• 14.6 “Center-Aligned PWM”
• 14.7 “PWM Duty Cycle Comparison Units”
• 14.8 “Complementary PWM Operation”
• 14.9 “Dead-Time Generators”
• 14.10 “Independent PWM Output”
• 14.11 “Single Pulse PWM Operation”
• 14.12 “PWM Output Override”
• 14.13 “PWM Output and Polarity Control
• 14.14 “PWM Fault Pins”
• 14.15 “PWM Update Lockout”
• 14.16 “PWM Special Event Trigger”
• 14.17 “PWM Operation During CPU Sleep Mode”
• 14.18 “PWM Operation During CPU Idle Mode
Removed the following sections, which are now available in the related section
of the dsPIC33F Family Reference Manual:
• 15.1 “Quadrature Encoder Interface Logic”
• 15.2 “16-bit Up/Down Position Counter Mode”
• 15.3 “Position Measurement Mode”
• 15.4 “Programmable Digital Noise Filters”
• 15.5 “Alternate 16-bit Timer/Counter”
• 15.6 QEI Module Operation During CPU Sleep Mode”
• 15.7 “QEI Module Operation During CPU Idle Mode”
• 15.8 “Quadrature Encoder Interface Interrupts”
Removed the following sections, which are now available in the related section
of the dsPIC33F Family Reference Manual:
• 16.1 “Interrupts”
• 16.2 “Receive Operations”
• 16.3 “Transmit Operations”
• 16.4 “SPI Setup: Master Mode”
• 16.5 “SPI Setup: Slave Mode” (retained Figure 16-1: SPI Module Block
Diagram)
Preliminary
dsPIC33FJ12MC201/202
Update Description
DS70265D-page 273