DSPIC33FJ16GP304T-I/ML Microchip Technology, DSPIC33FJ16GP304T-I/ML Datasheet - Page 3
![16-bit DSC, 16KB Flash,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm T/R](/photos/6/81/68122/150-44-qfn_sml.jpg)
DSPIC33FJ16GP304T-I/ML
Manufacturer Part Number
DSPIC33FJ16GP304T-I/ML
Description
16-bit DSC, 16KB Flash,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm T/R
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ12MC201-ISO.pdf
(14 pages)
2.DSPIC33FJ16GP304-IPT.pdf
(284 pages)
3.DSPIC33FJ16GP304-IPT.pdf
(8 pages)
4.DSPIC33FJ16GP304-IPT.pdf
(14 pages)
Specifications of DSPIC33FJ16GP304T-I/ML
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 13x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DSPIC33FJ16GP304T-I/MLTR
TABLE 2:
© 2010 Microchip Technology Inc.
Note 1:
Programming
PGEC3/
Module
PGED3
UART
CPU
ADC
Pins
I
I
I
All
2
2
2
C
C
C
Only those issues indicated in the last column apply to the current silicon revision.
dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304
Programming
SILICON ISSUE SUMMARY (CONTINUED)
Consumption
Addressing
Generation
Instruction
Character
Operation
Feature
in Sleep
Current
Device
150ºC
Break
10-bit
Mode
EXCH
—
—
Number
Item
17.
18.
19.
20.
21.
22.
23.
24.
With the I
external Interrupt Input functions (if any) associated
with SCL and SDA pins will not reflect the actual
digital logic levels on the pins.
The 10-bit slave does not set the RBF flag or load
the I2CxRCV register, on address match if the
Least Significant bits (LSbs) of the address are the
same as the 7-bit reserved addresses.
After the ACKSTAT bit is set when receiving a
NACK, it may be cleared by the reception of a Start
or Stop bit.
The EXCH instruction does not execute correctly.
When using the PGEC3/PGED3 pins for device
programming, the programming time may be slower
as compared to other available PGECx/PGEDx pin
pairs.
The UART module will not generate back-to-back
Break characters.
If the ADC module is in an enabled state when the
device enters Sleep Mode, the power-down current
(I
sheet specifications.
These revisions of silicon only support 140ºC
operation instead of 150ºC for Hi-Temp operating
temperature.
PD
) of the device may exceed the device data
2
C module enabled, the PORT bits and
Issue Summary
A2 A3 A4 A5 A6
X
X
X
X
X
X
X
X
Revisions
DS80460E-page 3
X
X
X
X
X
X
X
X
Affected
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
(1)
X
X
X
X
X
X
X