EPM7096LC68-12 Altera, EPM7096LC68-12 Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EPM7096LC68-12
Manufacturer Part Number
EPM7096LC68-12
Description
MAX 7000/S/AE/B
Manufacturer
Altera
Datasheet
1.EPM7160EQC100-15.pdf
(62 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7096LC68-12
Manufacturer:
ALTERA
Quantity:
11
Company:
Part Number:
EPM7096LC68-12
Manufacturer:
ALTERA
Quantity:
5 510
Company:
Part Number:
EPM7096LC68-12
Manufacturer:
TSENG
Quantity:
5 510
Company:
Part Number:
EPM7096LC68-12
Manufacturer:
ALTERA
Quantity:
1 145
Part Number:
EPM7096LC68-12
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
ODH
CNT
CNT
Table 30. EPM7160S External Timing Parameters (Part 1 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Input to non-registered output
I/O input to non-registered
output
Global clock setup time
Global clock hold time
Global clock setup time of fast
input
Global clock hold time of fast
input
Global clock to output delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output delay
Array clock high time
Array clock low time
Minimum pulse width for clear
and preset
Output data hold time after
clock
Minimum global clock period
Maximum internal global clock
frequency
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
CCIO
= 3.3 V
Tables 30
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
(2)
C1 = 35 pF
(4)
Conditions
10% for commercial and industrial use.
LAD
and
, t
(3)
LAC
MAX 7000 Programmable Logic Device Family Data Sheet
31
, t
149.3
Min Max Min Max Min Max Min Max
show the EPM7160S AC operating conditions.
IC
3.4
0.0
2.5
0.0
3.0
3.0
0.9
1.7
3.0
3.0
2.5
1.0
, t
EN
-6
, t
6.0
6.0
3.9
6.4
6.7
SEXP
, t
122.0
4.2
0.0
3.0
0.0
3.0
3.0
1.1
2.1
3.0
3.0
3.0
1.0
ACL
Note (1)
-7
, and t
Speed Grade
7.5
7.5
4.8
7.9
8.2
CPPW
100.0
7.0
0.0
4.0
4.0
2.0
3.0
4.0
4.0
3.0
0.5
4.0
1.0
Table
LAD
parameters for macrocells
-10
parameter into the signal
10.0
10.0
10.0
10.0
11. See
5
11.0
76.9
Figure 13
0.0
3.0
0.0
5.0
5.0
4.0
4.0
6.0
6.0
6.0
1.0
-15
LPA
15.0
15.0
15.0
13.0
8
parameter
for more
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43