EPM7096LC84-10 Altera, EPM7096LC84-10 Datasheet - Page 47

no-image

EPM7096LC84-10

Manufacturer Part Number
EPM7096LC84-10
Description
MAX 7000/S/AE/B
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7096LC84-10
Manufacturer:
ATLERA
Quantity:
5 800
Part Number:
EPM7096LC84-10
Manufacturer:
ATLERA
Quantity:
6 990
Part Number:
EPM7096LC84-10
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPM7096LC84-10
Manufacturer:
ALTERA
Quantity:
893
Part Number:
EPM7096LC84-10
Manufacturer:
VPT
Quantity:
14
Part Number:
EPM7096LC84-10
Manufacturer:
ALTERA
0
Part Number:
EPM7096LC84-10N
Manufacturer:
ALTERA
0
Altera Corporation
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
XZ
SU
H
FSU
FH
RD
COMB
IC
EN
GLOB
PRE
CLR
PIA
LPA
Table 33. EPM7192S Internal Timing Parameters (Part 2 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Output buffer disable delay
Register setup time
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
Low-power adder
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
CCIO
= 3.3 V
C1 = 5 pF
(7)
(8)
10% for commercial and industrial use.
Conditions
LAD
, t
LAC
MAX 7000 Programmable Logic Device Family Data Sheet
, t
IC
, t
EN
, t
Min
1.1
1.7
2.3
0.7
SEXP
-7
, t
Max
ACL
10.0
Note (1)
4.0
1.4
1.2
3.2
3.1
2.5
2.7
2.7
2.4
, and t
Speed Grade
Min
2.0
3.0
3.0
0.5
CPPW
-10
Table
LAD
parameters for macrocells
Max
11.0
5.0
2.0
2.0
5.0
5.0
1.0
3.0
3.0
1.0
parameter into the signal
11. See
Min
4.0
4.0
2.0
1.0
Figure 13
-15
LPA
Max
13.0
6.0
1.0
1.0
6.0
6.0
1.0
4.0
4.0
2.0
parameter
for more
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
47

Related parts for EPM7096LC84-10