LP2950ACZ-5.0/LFT7 National Semiconductor, LP2950ACZ-5.0/LFT7 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
LP2950ACZ-5.0/LFT7
Manufacturer Part Number
LP2950ACZ-5.0/LFT7
Description
+5.0V/100MA TO-92 LOW PWR LDO
Manufacturer
National Semiconductor
Datasheet
1.LP2950ACZ-5.0LFT7.pdf
(26 pages)
Specifications of LP2950ACZ-5.0/LFT7
Voltage Regulator Type
Linear
Topology
LDO
Regulator Output Type
Fixed
Polarity Type
Positive
Number Of Outputs
Single
Input Voltage (max)
30V
Output Voltage
5V
Package Type
TO-92
Output Current
100mA
Load Regulation
0.1%
Line Regulation
0.1%
Output Voltage Accuracy
±0.5%
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Pin Count
3
Mounting
Through Hole
Lead Free Status / Rohs Status
Compliant
Error Comparator
Output Leakage
Current
Output Low
Voltage
Upper Threshold
Voltage
Lower Threshold
Voltage
Hysteresis
Shutdown Input
Input
Logic
Voltage
Shutdown Pin Input
Current
Regulator Output
Current in Shutdown
Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the
device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the
Electrical Characteristics tables.
Note 2: Unless otherwise specified all limits guaranteed for V
Limits appearing in boldface type apply over the entire junction temperature range for operation. Limits appearing in normal type apply for T
Additional conditions for the 8-pin versions are FEEDBACK tied to V
Note 3: Guaranteed and 100% production tested.
Note 4: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1V differential.
At very low values of programmed output voltage, the minimum input supply voltage of 2V (2.3V over temperature) must be taken into account.
Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at V
(V
programmed output voltage of 5V, the Error output is guaranteed to go low when the output drops by 95mV × 5V/1.235V = 384 mV. Thresholds remain constant
as a percent of V
Note 7: V
Note 8: The junction-to-ambient thermal resistances are as follows: 180°C/W and 160°C/W for the TO-92 package with 0.40 inch and 0.25 inch leads to the
printed circuit board (PCB) respectively, 105°C/W for the molded plastic DIP (N), 130°C/W for the ceramic DIP (J), 160°C/W for the molded plastic SOP (M), 200°
C/W for the molded plastic MSOP (MM), and 160°C/W for the metal can package (H). The above thermal resistances for the N, J, M, and MM packages apply
when the package is soldered directly to the PCB. Junction-to-case thermal resistance for the H package is 20°C/W. Junction-to-case thermal resistance for the
TO-252 package is 5.4°C/W. The value of θ
of layers and thermal vias. For details of thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187.
Note 9: May exceed input supply voltage.
Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to
ground.
Note 11: V
Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 13: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation
effects. Specifications are for a 50mA load pulse at V
Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects
are covered under the specification for thermal regulation.
Note 15: Line regulation for the LP2951 is tested at 150°C for I
Typical Performance Characteristics for line regulation versus temperature and load current.
O
NOM + 1)V. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain = V
Parameter
ref
shutdown
≤
V
out
out
≥
≤
as V
2V, V
(V
in
out
− 1V), 2.3V
in
is varied, with the dropout warning occurring at typically 5% below nominal, 7.5% guaranteed.
V
V
V
I
(Note
(Note
(Note
Low (Regulator ON)
High (Regulator
OFF)
V
V
(Note
≤
OL
OH
in
shutdown
shutdown
30V, V
= (V
= 400μA
Conditions
= 30V
6)
6)
6)
11)
(Note
O
≤
out
NOM − 0.5)
= 2.4V
= 30V
V
= 0, Feedback pin tied to V
in
2)
JA
≤
for the LLP package is typically 51°C/W but is dependent on the PCB trace area, trace material, and the number
30V, 100μA
IN
= 30V (1.25W pulse) for T = 10ms.
0.01
Typ
150
450
1.3
60
75
15
30
3
≤
IN
I
L
L
LP2951
= (V
≤
= 1mA. For I
100mA, T
(Note
(Note
ONOM
Tested
TAP
TAP
Limit
250
400
140
100
600
750
0.6
2.0
40
25
95
50
10
20
.
, OUTPUT tied to SENSE, and V
1
2
+ 1)V, I
16)
3)
J
L
≤
= 100μA and T
7
T
L
JMAX
= 100μA and C
0.01
Typ
150
450
1.3
60
75
15
30
3
.
LP2950AC-XX
LP2951AC-XX
(Note
Tested
Limit
J
250
600
40
95
50
10
= 125°C, line regulation is guaranteed by design to 0.2%. See
1
L
3)
= 1μF for 5V versions and 2.2μF for 3V and 3.3V versions.
SHUTDOWN
(Note
Design
Limit
400
140
100
750
0.7
2.0
25
20
2
4)
≤
0.8V.
0.01
Typ
150
450
1.3
out
60
75
15
30
3
/V
ref
LP2950C-XX
LP2951C-XX
= (R1 + R2)/R2.For example, at a
(Note
Tested
Limit
250
600
40
95
50
10
1
3)
(Note
Design
Limit
A
400
140
100
750
0.7
2.0
25
20
= T
2
www.national.com
J
4)
= 25°C.
mV max
mV max
mV max
mV max
μA max
μA max
mV min
mV min
μA max
μA max
μA max
μA max
μA max
μA max
V max
Units
V min
mV
V
in
=