WM8734SEFL Wolfson Microelectronics, WM8734SEFL Datasheet - Page 26

no-image

WM8734SEFL

Manufacturer Part Number
WM8734SEFL
Description
Audio CODECs Stereo CODEC
Manufacturer
Wolfson Microelectronics
Datasheet

Specifications of WM8734SEFL

Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-28
Minimum Operating Temperature
- 25 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8734SEFL/R
Manufacturer:
ON
Quantity:
3 000
Part Number:
WM8734SEFL/R
Manufacturer:
WOLFSON
Quantity:
20 000
WM8734
w
Table 7 Digital Audio Interface Control
Note: If right justified 32 bit mode is selected then the WM8734 defaults to 24 bits.
MASTER AND SLAVE MODE OPERATION
The WM8734 can be configured as either a master or slave mode device. As a master mode device
the WM8734 controls sequencing of the data and clocks on the digital audio interface. As a slave
device the WM8734 responds with data to the clocks it receives over the digital audio interface. The
mode is set with the MS bit of the control register as shown in Table 8.
Table 8 Programming Master/Slave Modes
0000111
Digital Audio
Interface
Format
0000111
Digital Audio Interface
Format
REGISTER
ADDRESS
REGISTER
ADDRESS
1:0
3:2
4
5
6
7
BIT
6
FORMAT[1:0]
IWL[1:0]
LRP
LRSWAP
MS
BCLKINV
BIT
LABEL
MS
LABEL
10
10
0
0
0
0
DEFAULT
0
DEFAULT
Audio Data Format Select
11 = DSP Mode, frame sync + 2 data
packed words
10 = I
justified
01 = MSB-First, left justified
00 = MSB-First, right justified
Input Audio Data Bit Length Select
11 = 32 bits
10 = 24 bits
01 = 20 bits
00 = 16 bits
DACLRC phase control (in left, right
or I
1 = Right Channel DAC data when
DACLRC high
0 = Right Channel DAC data when
DACLRC low
(opposite phasing in I
or
DSP mode A/B select (in DSP mode
only)
1 = MSB is available on 2nd BCLK
rising edge after ADCLRC/DACLRC
rising edge
0 = MSB is available on 1st BCLK
rising edge after ADCLRC/DACLRC
rising edge
DAC Left Right Clock Swap
1 = Right Channel DAC Data Left
0 = Right Channel DAC Data Right
Master Slave Mode Control
1 = Enable Master Mode
0 = Enable Slave Mode
Bit Clock Invert
1 = Invert BCLK
0 = Don’t invert BCLK
Master Slave Mode Control
1 = Enable Master Mode
0 = Enable Slave Mode
2
S modes)
2
S Format, MSB-First left-1
DESCRIPTION
DESCRIPTION
PD, Rev 4.3, January 2009
2
S mode)
Production Data
26

Related parts for WM8734SEFL