CY2SSTV855ZXC Silicon Laboratories Inc, CY2SSTV855ZXC Datasheet - Page 2

• Manufacturer Part Number: CY2SSTV855ZXC
• Description: Clock Buffer 2.5V 170MHz 1:5 Differential DDR PLL
• Manufacturer: Silicon Laboratories Inc

Specifications of CY2SSTV855ZXC

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Rev 1.1, September 25, 2007
Pin Definition
Zero-delay Buffer
When used as a zero-delay buffer the CY2SSTV855 will likely
be in a nested clock tree application. For these applications
the CY2SSTV855 offers a differential clock input pair as a PLL
reference. The CY2SSTV855 then can lock onto the reference
and translate with near zero delay to low-skew outputs. For
normal operation, the external feedback differential input,
FBINT/C, is connected to the feedback output, FBOUTT/C. By
Function Table
6
7
22
23
3,12,17,26
2,13,16,27
19
20
24
4,8,11,18,21,25
9
1,5,14,15,28
10
Notes:
1. PU = internal pull-up.
2. A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (< 0.2”). If these bypass capacitors are not close to the pins their
AVDD
GND
GND
2.5V
2.5V
2.5V
high frequency filtering characteristic will be cancelled by the lead inductance of the traces.
Pin
PWRDWN
H
H
H
H
X
[1, 2]
CLKINT
CLKINC
FBINC
FBINT
YT(0:3)
YC(0:3)
FBOUTT
FBOUTC
PWRDWN
VDDQ
AVDD
GND
AGND
Name
Inputs
< 20 MHz
CLKINT
H
H
L
L
I/O
O
O
O
O
I
I
I
I
I
True Clock Input. Low Voltage Differential True Clock Input.
Complementary Clock Input. Low Voltage Differential Complementary Clock Input.
Feedback Complementary Clock Input. Differential Input Connect to FBOUTC for
accessing the PLL.
Feedback True Clock Input. Differential Input Connect to FBOUTT for accessing the
PLL.
True Clock Outputs. Differential Outputs.
Complementary Clock Outputs. Differential Outputs.
Feedback True Clock Output. Differential Outputs. Connect to FBINT for normal
operation. A bypass delay capacitor at this output will control Input Reference/Output
Clocks phase relationships.
Feedback Complementary Clock Output. Differential Outputs. Connect to FBINC for
normal operation. A bypass delay capacitor at this output will control Input
Reference/Output Clocks phase relationships.
Control input to turn device in the power-down mode.
2.5V Power Supply for Output Clock Buffers.2.5V Nominal.
2.5V Power Supply for PLL. 2.5V Nominal.
Ground
Analog Ground. 2.5V Analog Ground.
< 20 MHz
CLKINC
H
H
L
L
YT(0:3)
Hi-Z
H
H
L
L
connecting the feedback output to the feedback input the
propagation delay through the device is eliminated. The PLL
works to align the output edge with the input reference edge
thus producing a near zero delay. The reference frequency
affects the static phase offset of the PLL and thus the relative
delay between the inputs and outputs.
When AVDD is strapped LOW, the PLL is turned off and
bypassed for test purposes.
YC(0:3)
Hi-Z
H
H
L
L
Outputs
Description
FBOUTT
Hi-Z
H
H
L
L
FBOUTC
Hi-Z
H
H
L
L
CY2SSTV855
BYPASSED/OFF
BYPASSED/OFF
Page 2 of 8
PLL
On
On
Off