DS1343E-3+ Maxim Integrated Products, DS1343E-3+ Datasheet - Page 9

no-image

DS1343E-3+

Manufacturer Part Number
DS1343E-3+
Description
Real Time Clock SPI RTC 20P TSSOP 3V 6PF ALRM
Manufacturer
Maxim Integrated Products
Datasheets
TSSOP
10
11
12
14
15
16
18
20
PIN
SERMODE
TDFN-EP
SCLK
V
GND
SDO
V
BAT
SDI
13
10
11
12
14
CC
PF
CE
7
8
9
SERMODE
NAME
SCLK
GND
SDO
V
TRICKLE CHARGER
SDI
POWER CONTROL
CE
PF
EP
CC
INTERFACE
SERIAL
AND
ON_VCC
Ground
Serial-Interface Mode Input. When connected to GND, standard 3-wire
communication is selected. When connected to V
Chip Enable. The chip-enable signal must be asserted high during a read or a write
for either 3-wire or SPI communications.
Serial-Clock Input. SCLK is used to synchronize data movement on the serial
interface for either 3-wire or SPI communications.
Serial-Data Input. When SPI communication is selected, SDI is the serial-data input
for the SPI bus. When 3-wire communication is selected, this pin must be connected
to SDO (SDI and SDO function as a single I/O pin when connected together).
Serial-Data Output. When SPI communication is selected, SDO is the serial-data
output for the SPI bus. When 3-wire communication is selected, this pin must be
connected to SDI (SDI and SDO function as a single I/O pin when connected
together).
Active-Low Power-Fail Output. The PF pin is used to indicate loss of the primary
power supply (V
Power-Supply Input
Exposed Pad (TDFN Only). Connect to GND or leave unconnected.
Low-Current SPI/3-Wire RTCs
COUNTDOWN CHAIN
X1
OSCILLATOR AND
DS1343
DS1344
32.768kHz
REGISTER
INPUT
SHIFT
CC
). When V
X2
CC
CLOCK, CALENDAR, AND
ALARM REGISTERS
is less than V
REGISTERS
USER RAM
Pin Descriptions (continued)
CONTROL
FUNCTION
1Hz
PF
, the PF pin is driven low.
CC
Functional Diagram
, SPI communication is selected.
N
N
INT0
INT1
9

Related parts for DS1343E-3+