DS1085LZ-12 Maxim Integrated Products, DS1085LZ-12 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS1085LZ-12
Manufacturer Part Number
DS1085LZ-12
Description
Timers & Support Products 3.3V EconOscillator Frequency Synthesize
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1085LZ-25.pdf
(21 pages)
A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the
master to generate the STOP condition.
Figure 2. DATA TRANSFER ON 2-WIRE SERIAL BUS
Figures 2, 3, and 4 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state
of the R/W bit, two types of data transfer are possible:
1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the
2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus is not released.
The DS1085L can operate in the following two modes:
1) Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is
2) Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.
master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge
bit after each received byte.
transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned.
received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is performed by hardware after reception
of the slave address and direction bit.
However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is
transmitted on SDA by the DS1085L while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
13 of 21