NB100LVEP222FA ON Semiconductor, NB100LVEP222FA Datasheet
![Clock Drivers & Distribution 2.5/3.3V 1:15 Diff](/photos/27/13/271321/lqfp52_sml.jpg)
NB100LVEP222FA
Specifications of NB100LVEP222FA
Available stocks
Related parts for NB100LVEP222FA
NB100LVEP222FA Summary of contents
Page 1
... V Output BB • Pb−Free Packages are Available* *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2010 February, 2010− Rev. 12 output reference bypassed switching reference BB should be left open ...
Page 2
V CC0 41 Qb2 42 Qb2 43 Qb1 44 Qb1 45 Qb0 46 Qb0 47 V CC0 Qa1 48 Qa1 49 Qa0 50 Qa0 CC0 1 2 All and V ...
Page 3
VCC fsela 3 fselb 4 5 CLK0 CLK0 6 7 CLK_SEL CLK1 8 CLK1 9 10 VBB fselc 11 12 fseld 13 VEE Table 1. PIN DESCRIPTION PIN FUNCTION CLK0*, CLK0** ECL Differential Input Clock CLK1*, CLK1** ...
Page 4
MR CLK0 CLK0 CLK1 CLK1 CLK_SEL V BB fsela fselb CC0 fselc V EE fseld CLK MR Q (B2) Q (B1) ÷1 ÷2 Figure 3. Logic Diagram Figure 4. Master Reset (MR) Timing Diagram http://onsemi.com 4 Qa0:1 ...
Page 5
Table 3. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Flammability Rating Transistor Count Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, refer ...
Page 6
Table 5. LVPECL DC CHARACTERISTICS Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended) IH (Note 4) V Input LOW Voltage (Single−Ended) IL ...
Page 7
Table 7. LVNECL DC CHARACTERISTICS Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note 11 Output LOW Voltage (Note 11 Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended Output ...
Page 8
Table 8. AC CHARACTERISTICS V (Note 14) Symbol Characteristic V Differential Output Voltage Opp (Figure 5) t Propagation Delay (Differential Configuration) PLH t PHL t Within−Device Skew (Note 15) skew (÷1 Mode) − Within−Device Skew (Note 15) skew ...
Page 9
RMS JITTER 300 200 0.1 0.5 Figure 5. Output Voltage (V ) versus Input Frequency and Random Clock Jitter (t OPP V PP Figure 6. LVPECL Differential Input Levels Q AMP (÷ ...
Page 10
Using the thermally enhanced package of the NB100LVEP222 The NB100LVEP222 uses a thermally enhanced 52−lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed ...
Page 11
... AND8066/D − Interfacing with ECLinPS AND8090/D − AC Characteristics of ECL Devices ORDERING INFORMATION Device NB100LVEP222FA NB100LVEP222FAG NB100LVEP222FAR2 NB100LVEP222FARG NB100LVEP222MNG NB100LVEP222MNR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/ ...
Page 12
M M/2 AJ −Z− −X− A/2 A DETAIL AH −T− SEATING PLANE 0.08 (0.003 EXPOSED PAD VIEW AG−AG ...
Page 13
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...