MT8809AE1 Zarlink, MT8809AE1 Datasheet
MT8809AE1
Specifications of MT8809AE1
Related parts for MT8809AE1
MT8809AE1 Summary of contents
Page 1
... ISO-CMOS MT8809AE MT8809AP MT8809APR MT8809AP1 MT8809APR1 MT8809AE1 Description The Zarlink MT8809 is fabricated in Zarlink’s ISO- CMOS technology providing low power dissipation and high reliability. The device contains array of crosspoint switches along with line decoder and latch circuits. Any one of the 64 switches can be addressed by selecting the appropriate six address bits ...
Page 2
... AX0-AX2 AX0 - AX2 Address Lines (Inputs). 27, 28 AY0, AY1 AY0 and AY1 Address Lines (Inputs). MT8809 28 AY1 27 AY0 26 AX2 25 AX1 24 VSS 5 AX0 RESET 10 19 VDD Figure 2 - Pin Connections Description 2 Zarlink Semiconductor Inc. Data Sheet • AX1 25 AX0 VDD 28 PIN PLCC ...
Page 3
... The data can be changed while STROBE is low, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the rising edge of STROBE in order for correct data to be written to the latch. MT8809 3 Zarlink Semiconductor Inc. Data Sheet locations to logical “0” ...
Page 4
... V unless otherwise stated ‡ Sym. Min. Typ. Max 100 DD 120 400 0.5 1 ±1 ±500 I OFF 0.1 10 LEAK 4 Zarlink Semiconductor Inc. Data Sheet Min. Max. Units -0.3 15.0 -0.3 V +0.3 DD -0 -0 ±15 mA °C -65 +150 0.6 Units Test Conditions ° ...
Page 5
... V is the external DC offset at the analog I/O pins. Voltages are DC ‡ Sym. Min. Typ. Max 0 3dB THD 0.01 FDT -95 X -45 talk -90 -85 - Zarlink Semiconductor Inc. Data Sheet Units Test Conditions Max. Ω V Ω 0 Ω 225 See Appendix, Fig. A.2 Ω / ...
Page 6
... 100 100 R See Fig. 3 for control and I/O timing details. t CSH 50% 50% 50 Figure 3 - Control Memory Timing Diagram 6 Zarlink Semiconductor Inc. Data Sheet Units Test Conditions mVpp V =3V+V squarewave kΩ kΩ See Appendix, Fig. A MHz MHz kΩ ¿ kΩ, C ...
Page 7
... AY2 AY1 AY0 AX2 AX1 Table 1 - Address Decode Truth Table MT8809 AX0 Connection AY2 AY1 Zarlink Semiconductor Inc. Data Sheet AY0 AX2 AX1 AX0 Connection ...
Page 8
... Zarlink Semiconductor 2005. All rights reserved. ISSUE ACN DATE APPRD. Package Code Previous package codes ...
Page 9
...
Page 10
... Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned ...