AD9203ARU Analog Devices Inc, AD9203ARU Datasheet

no-image

AD9203ARU

Manufacturer Part Number
AD9203ARU
Description
ADC Single Pipelined 40MSPS 10-Bit Parallel 28-Pin TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9203ARU

Package
28TSSOP
Resolution
10 Bit
Sampling Rate
40 MSPS
Architecture
Pipelined
Number Of Analog Inputs
1
Digital Interface Type
Parallel
Input Type
Voltage
Signal To Noise Ratio
60(Typ) dB
Rohs Status
RoHS non-compliant
Number Of Bits
10
Sampling Rate (per Second)
40M
Data Interface
Parallel
Number Of Converters
5
Power Dissipation (max)
108mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP (0.173", 4.40mm Width)
Lead Free Status / RoHS Status

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9203ARU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9203ARURL7
Manufacturer:
ADI
Quantity:
2 051
Part Number:
AD9203ARUZ
Manufacturer:
ADI
Quantity:
36
Part Number:
AD9203ARUZ
Manufacturer:
ADI/PBF
Quantity:
28
Part Number:
AD9203ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9203ARUZRL7
Manufacturer:
AD
Quantity:
858
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI
Quantity:
2 050
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
CMOS 10-Bit, 40 MSPS sampling A/D converter
Power dissipation: 74 mW (3 V supply, 40 MSPS)
17 mW (3 V supply, 5 MSPS)
Operation between 2.7 V and 3.6 V supply
Differential nonlinearity: −0.25 LSB
Power-down (standby) mode, 0.65 mW
ENOB: 9.55 @ f
Out-of-range indicator
Adjustable on-chip voltage reference
IF undersampling up to f
Input range: 1 V to 2 V p-p differential or single-ended
Adjustable power consumption
Internal clamp circuit
APPLICATIONS
CCD imaging
Video
Portable instrumentation
IF and baseband communications
Cable modems
Medical ultrasound
GENERAL DESCRIPTION
The AD9203 is a monolithic low power, single supply, 10-bit,
40 MSPS analog-to-digital converter, with an on-chip voltage
reference. The AD9203 uses a multistage differential pipeline
architecture and guarantees no missing codes over the full
operating temperature range. Its input range may be adjusted
between 1 V and 2 V p-p.
The AD9203 has an onboard programmable reference. An
external reference can also be chosen to suit the dc accuracy
and temperature drift requirements of an application.
An external resistor can be used to reduce power consumption
when operating at lower sampling rates. This yields power
savings for users who do not require the maximum sample rate.
This feature is especially useful at sample rates far below 40
MSPS. Excellent performance is still achieved at reduced power.
For example, 9.7 ENOB performance may be realized with only
17 mW of power, using a 5 MHz clock.
A single clock input is used to control all internal conversion
cycles. The digital output data is presented in straight binary or
twos complementary output format by using the DFS pin. An
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
IN
= 20 MHz
IN
= 130 MHz
out-of-range signal (OTR) indicates an overflow condition that
can be used with the most significant bit to determine over- or
underrange.
The AD9203 can operate with a supply range from 2.7 V to 3.6
V, an attractive option for low power operation in high-speed
portable applications.
The AD9203 is specified over industrial (−40°C to +85°C)
temperature ranges and is available in a 28-lead TSSOP package.
PRODUCT HIGHLIGHTS
Low Power—The AD9203 consumes 74 mW on a 3 V supply
operating at 40 MSPS. In standby mode, power is reduced to
0.65 mW.
High Performance—Maintains better than 9.55 ENOB at 40
MSPS input signal from dc to Nyquist.
Very Small Package—The AD9203 is available in a 28-lead
TSSOP.
Programmable Power—The AD9203 power can be further
reduced by using an external resistor at lower sample rates.
Built-In Clamp Function—Allows dc restoration of video
signals.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
REFSENSE
CLAMPIN
CLAMP
REFBF
REFTF
VREF
AINN
AINP
10-Bit, 40 MSPS, 3 V, 74 mW
FUNCTIONAL BLOCK DIAGRAM
A/D
0.5V
SHA
AVSS
+
CLK
D/A
REFERENCE
BANDGAP
© 2004 Analog Devices, Inc. All rights reserved.
AVDD
PWRCON
GAIN
Figure 1.
CORRECTION LOGIC
OUTPUT BUFFERS
DFS
A/D
A/D Converter
SHA
D/A
DRVDD
GAIN
DRVSS
AD9203
www.analog.com
10
AD9203
A/D
STBY
3-STATE
OTR
D9 (MSB)
D0 (LSB)

Related parts for AD9203ARU

AD9203ARU Summary of contents

Page 1

FEATURES CMOS 10-Bit, 40 MSPS sampling A/D converter Power dissipation supply, 40 MSPS supply, 5 MSPS) Operation between 2.7 V and 3.6 V supply Differential nonlinearity: −0.25 LSB Power-down (standby) mode, 0.65 ...

Page 2

AD9203 TABLE OF CONTENTS Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 5 Thermal Characteristics .............................................................. 5 ESD Caution.................................................................................. 5 Pin Configuration and Function Descriptions............................. 6 Terminology ...................................................................................... 7 Typical Performance Characteristics ............................................. 8 Operations ....................................................................................... 11 Theory of Operation .................................................................. 11 Operational ...

Page 3

SPECIFICATIONS AVDD = 3 V, DRVDD = MSPS, input span from 0 2.5 V, internal 1 V reference, PWRCON = AVDD, 50% clock duty S cycle unless otherwise noted. MIN ...

Page 4

AD9203 Parameter Two-Tone Intermodulation Distortion Differential Phase Differential Gain DIGITAL INPUTS High Input Voltage Low Input Voltage Clock Pulse Width High Clock Pulse Width Low Clock Period 2 DIGITAL OUTPUTS High-Z Leakage Data Valid Delay Data Enable Delay Data High-Z ...

Page 5

ABSOLUTE MAXIMUM RATINGS Table 2. With Parameter Respect to Min AVDD AVSS –0.3 DRVDD DRVSS –0.3 AVSS DRVSS –0.3 AVDD DRVDD –3.9 REFCOM AVSS –0.3 CLK AVSS –0.3 Digital Outputs DRVSS –0.3 AINP AINN AVSS –0.3 VREF AVSS –0.3 REFSENSE ...

Page 6

AD9203 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 3. Pin Function Descriptions Pin Name Description 1 DRVSS Digital Ground. 2 DRVDD Digital Supply Bit 0, Least Significant Bit Bit Bit Bit ...

Page 7

TERMINOLOGY Integral Nonlinearity Error (INL) Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first ...

Page 8

AD9203 TYPICAL PERFORMANCE CHARACTERISTICS AVDD = 3 V, DRVDD = MSPS Internal Reference, PWRCON = AVDD, 50% Duty Cycle, unless otherwise noted SINGLE-ENDED INPUT 59 2V DIFFERENTIAL INPUT 57 55 ...

Page 9

N–1 N CODE Figure 10. Grounded Input Histogram 80 85 –THD SNR SAMPLE RATE (MSPS) Figure 11. SNR and ...

Page 10

AD9203 0 –1 –2 –3 –4 –5 –6 –7 –8 –9 10 100 INPUT FREQUENCY (MHz) Figure 16. Full Power Bandwidth 3500 3000 1V REFERENCE 2500 2000 0.5V REFERENCE 1500 1000 500 0 0 200 400 600 OFF-TIME (ms) Figure ...

Page 11

OPERATIONS THEORY OF OPERATION The AD9203 implements a pipelined multistage architecture to achieve high sample rates while consuming low power. It distributes the conversion over several smaller A/D subblocks, refining the conversion with progressively higher accuracy as it passes the ...

Page 12

AD9203 INPUT AND REFERENCE OVERVIEW Like the voltage applied to the top of the resistor ladder in a flash A/D converter, the value VREF defines the maximum input voltage to the A/D core. The minimum input voltage to the A/D ...

Page 13

AINP 0V AINN CORE + VREF 10µF 0.1µF – LOGIC AD9203 REFSENSE R B Figure 21. Programmable Reference Configuration EXTERNAL REFERENCE OPERATION Figure 22 illustrates the use of an external reference. An external reference may be necessary ...

Page 14

AD9203 AD9203 Figure 25. Input Architecture The structure of the input SHA places certain requirements on the input drive source. The combination of the pin capacitance and ...

Page 15

AD8051 110 MHz. Low cost. Best used for driving –3 dB single-ended ac-coupled configuration. Operates power rail. AD8052: Dual Version of above amp. AD8138 is a higher performance version of AD8131. Its gain is ...

Page 16

AD9203 –90 –80 THD –70 SNR –60 –50 –40 40.0 42.5 45.0 47.5 50.0 52.5 DUTY CYCLE (%) Figure 31. THD and SNR vs. Clock Duty Cycle ( MHz Differential, Clock = 40 MSPS) IN Table 5. Power ...

Page 17

OTR OTR DATA OUTPUTS 1 11111 11111 0 11111 11111 0 11111 11110 0 00000 00001 0 00000 00000 1 00000 00000 –FS Figure 32. Output Data Format G1 = 20dB G2 = 20dB SAW FILTER 50Ω OUTPUT 50Ω 200Ω ...

Page 18

AD9203 APPLICATIONS DIRECT IF DOWN CONVERSION Sampling IF signals above an ADC’s baseband region (i.e FS/2) is becoming increasingly popular in communication applications. This process is often referred to as direct IF down conversion or undersampling. There are ...

Page 19

ULTRASOUND APPLICATIONS The AD9203 provides excellent performance in 10-bit ultrasound applications. This is demonstrated by its high SNR with analog input frequencies up to and including Nyquist. The presence of spurs near the base of a fundamental frequency bin is ...

Page 20

AD9203 EVALUATION BOARD The AD9203 evaluation board is shipped wired for 2 V differential operation. The board should be connected to power and test equipment as shown in Figure 38 easily configured SYNTHESIZER ANTI- 1MHz 1.9V p-p ALIASING ...

Page 21

Figure 39. Evaluation Board (Rev. C) Rev Page AD9203 ...

Page 22

AD9203 Figure 40. Evaluation Board (Rev. C) Rev Page ...

Page 23

Figure 41. Evaluation Board Component Side Assembly (Not to Scale) Figure 42. Evaluation Board Component Side (Not to Scale) Figure 43. Evaluation Board Solder Side Assembly (Not to Scale) Rev Page AD9203 ...

Page 24

AD9203 Figure 44. Evaluation Board Solder Side (Not to Scale) Figure 45. Evaluation Board Ground Plane (Not to Scale) Figure 46. Evaluation Board Power Plane (Not to Scale) Rev Page ...

Page 25

... OUTLINE DIMENSIONS PIN 1 0.15 0.05 COPLANARITY ORDERING GUIDE Model Temperature Range AD9203ARU −40°C to +85°C AD9203ARURL7 −40°C to +85°C 1 AD9203ARUZ −40°C to +85°C 1 AD9203ARUZRL7 −40°C to +85°C AD9203- Pb-free part. 9.80 9.70 9. 4.50 4.40 4. 0.65 BSC 1.20 MAX ...

Page 26

AD9203 NOTES Rev Page ...

Page 27

NOTES Rev Page AD9203 ...

Page 28

AD9203 NOTES © 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00573–0–8/04(B) Rev Page ...

Related keywords